**MX25L3233F**

**3V, 32M-BIT [x 1/x 2/x 4]**

**CMOS MXSMIO**® **(SERIAL MULTI I/O)**

**FLASH MEMORY**

|  |
| --- |
| ***Key Features***  *• Hold Feature*  *• Multi I/O Support - Single I/O, Dual I/O and Quad I/O*  *• Auto Erase and Auto Program Algorithms*  *• Program Suspend/Resume & Erase Suspend/Resume* |

P/N: PM2113

Rev. 1.6, March 10, 2017

1

**Contents**

**[1. FEATURES 5](#bookmark1)**

**[2. GENERAL DESCRIPTION 6](#bookmark2)**

**[3. PIN CONFIGURATION 7](#bookmark3)**

**[4. PIN DESCRIPTION 7](#bookmark4)**

**[5. BLOCK DIAGRAM 8](#bookmark5)**

**[6. DATA PROTECTION 9](#bookmark6)**

[Table 1. Protected Area Sizes 10](#bookmark7)

[Table 2. 4K-bit Secured OTP Definition 11](#bookmark8)

**[7. MEMORY ORGANIZATION 12](#bookmark9)**

[Table 3. Memory Organization 12](#bookmark10)

**[8. DEVICE OPERATION 13](#bookmark11)**

**[9. HOLD FEATURE 14](#bookmark12)**

**[10. COMMAND DESCRIPTION 16](#bookmark13)**

[Table 4. Command Sets 16](#bookmark14)

[10-1. Write Enable (WREN) 19](#bookmark15)

[10-2. Write Disable (WRDI) 20](#bookmark16)

[10-3. Read Identification (RDID) 21](#bookmark17)

[10-4. Read Status Register (RDSR) 22](#bookmark18)

[10-5. Read Configuration Register (RDCR) 23](#bookmark19)

[Table 5. Status Register 24](#bookmark20)

[Table 6. Configuration Register 25](#bookmark21)

[Table 7. Dummy Cycle and Frequency Table 25](#bookmark22)

[10-6. Write Status Register (WRSR) 26](#bookmark23)

[Table 8. Protection Modes 27](#bookmark24)

[10-7. Read Data Bytes (READ) 29](#bookmark25)

[10-8. Read Data Bytes at Higher Speed (FAST\_READ) 30](#bookmark26)

[10-9. Dual Read Mode (DREAD) 31](#bookmark27)

[10-10. 2 x I/O Read Mode (2READ) 32](#bookmark28)

[10-11. Quad Read Mode (QREAD) 33](#bookmark29)

[10-12. 4 x I/O Read Mode (4READ) 34](#bookmark30)

[10-13. Performance Enhance Mode 36](#bookmark31)

[10-14. Burst Read 37](#bookmark32)

[10-15. Sector Erase (SE) 38](#bookmark33)

[10-16. Block Erase (BE) 39](#bookmark34)

[10-17. Block Erase (BE32K) 40](#bookmark35)

[10-18. Chip Erase (CE) 41](#bookmark36)

[10-19. Page Program (PP) 42](#bookmark37)

[10-20. 4 x I/O Page Program (4PP) 43](#bookmark38)

[10-21. Deep Power-down (DP) 46](#bookmark39)

[10-22. Release from Deep Power-down (RDP), Read Electronic Signature (RES) 47](#bookmark40)

[10-23. Read Electronic Manufacturer ID & Device ID (REMS) 49](#bookmark41)

[Table 9. ID Definitions 50](#bookmark42)

[10-24. Enter Secured OTP (ENSO) 50](#bookmark43)

[10-25. Exit Secured OTP (EXSO) 50](#bookmark44)

[10-26. Read Security Register (RDSCUR) 51](#bookmark45)

[Table 10. Security Register Definition 52](#bookmark46)

[10-27. Write Security Register (WRSCUR) 53](#bookmark47)

[10-28. Program Suspend and Erase Suspend 54](#bookmark48)

[Table 11. Readable Area of Memory While a Program or Erase Operation is Suspended 54](#bookmark49)

[Table 12. Acceptable Commands During Program/Erase Suspend after tPSL/tESL 54](#bookmark50)

[Table 13. Acceptable Commands During Suspend (tPSL/tESL not required) 55](#bookmark51)

[10-29. Program Resume and Erase Resume 56](#bookmark52)

[10-30. No Operation (NOP) 57](#bookmark53)

[10-31. Software Reset (Reset-Enable (RSTEN) and Reset (RST)) 57](#bookmark54)

[10-32. Read SFDP Mode (RDSFDP) 58](#bookmark55)

[Table 14. Signature and Parameter Identification Data Values 59](#bookmark56)

[Table 15. Parameter Table (0): JEDEC Flash Parameter Tables 60](#bookmark57)

[Table 16. Parameter Table (1): Macronix Flash Parameter Tables 62](#bookmark58)

**[11. POWER-ON STATE 64](#bookmark59)**

**[12. Electrical Specifications 65](#bookmark60)**

[12-1. Absolute Maximum Ratings 65](#bookmark61)

[12-2. Capacitance TA = 25°C, f = 1.0 MHz 65](#bookmark62)

[Table 17. DC Characteristics 67](#bookmark63)

[Table 18. AC Characteristics 68](#bookmark64)

**[13. TIMING ANALYSIS 70](#bookmark65)**

**[14. OPERATING CONDITIONS 72](#bookmark66)**

[Table 19. Power-Up/Down Voltage and Timing 74](#bookmark67)

[14-1. Initial Delivery State 74](#bookmark68)

**[15. ERASE AND PROGRAMMING PERFORMANCE 75](#bookmark69)**

**[16. DATA RETENTION 75](#bookmark70)**

**[17. LATCH-UP CHARACTERISTICS 75](#bookmark71)**

**[18. ORDERING INFORMATION 76](#bookmark72)**

**[19. PART NAME DESCRIPTION 77](#bookmark73)**

**[20. PACKAGE INFORMATION 78](#bookmark74)**

[20-1. 8-pin SOP (150mil) 78](#bookmark75)

[20-2. 8-pin SOP (200mil) 79](#bookmark76)

[20-3. 8-land USON (4x3mm) 80](#bookmark77)

[20-4. 16-pin SOP (300mil) 81](#bookmark78)

[20-5. 8-WSON (6x5mm) 82](#bookmark79)

**[21. REVISION HISTORY 83](#bookmark80)**

**Figures**

[Figure 1. Serial Modes Supported (for Normal Serial mode) 13](#bookmark81)

[Figure 2. Hold Condition Operation 14](#bookmark82)

[Figure 3. Write Enable (WREN) Sequence (Command 06h) 19](#bookmark83)

[Figure 4. Write Disable (WRDI) Sequence (Command 04h) 20](#bookmark84)

[Figure 5. Read Identification (RDID) Sequence (Command 9Fh) 21](#bookmark85)

[Figure 6. Read Status Register (RDSR) Sequence (Command 05h) 22](#bookmark86)

[Figure 7. Read Configuration Register (RDCR) Sequence 23](#bookmark87)

[Figure 8. Write Status Register (WRSR) Sequence (Command 01h) 26](#bookmark88)

[Figure 9. WRSR flow 28](#bookmark89)

[Figure 10. Read Data Bytes (READ) Sequence (Command 03h) 29](#bookmark90)

[Figure 11. Read at Higher Speed (FAST\_READ) Sequence (Command 0Bh) 30](#bookmark91)

[Figure 12. Dual Read Mode Sequence (Command 3Bh) 31](#bookmark92)

[Figure 13. 2 x I/O Read Mode Sequence (Command BBh) 32](#bookmark93)

[Figure 14. Quad Read Mode Sequence (Command 6Bh) 33](#bookmark94)

[Figure 15. 4 x I/O Read Mode Sequence (Command EBh) 34](#bookmark95)

[Figure 16. 4 x I/O Read enhance performance Mode Sequence (Command EBh) (SPI Mode) 36](#bookmark96)

[Figure 17. Burst Read 37](#bookmark97)

[Figure 18. Sector Erase (SE) Sequence (Command 20h) 38](#bookmark98)

[Figure 19. Block Erase (BE) Sequence (Command D8h) 39](#bookmark99)

[Figure 20. Block Erase 32KB (BE32K) Sequence (Command 52h) 40](#bookmark100)

[Figure 21. Chip Erase (CE) Sequence (Command 60h or C7h) 41](#bookmark101)

[Figure 22. Page Program (PP) Sequence (Command 02h) 42](#bookmark102)

[Figure 23. 4 x I/O Page Program (4PP) Sequence (Command 38h) 43](#bookmark103)

[Figure 24. Program/Erase Flow(1) with read array data 44](#bookmark104)

[Figure 25. Program/Erase Flow(2) without read array data 45](#bookmark105)

[Figure 26. Deep Power-down (DP) Sequence (Command B9h) 46](#bookmark106)

[Figure 27. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command ABh) 47](#bookmark107)

[Figure 28. Release from Deep Power-down (RDP) Sequence 48](#bookmark108)

[Figure 29. Read Electronic Manufacturer & Device ID (REMS) Sequence 49](#bookmark109)

[Figure 30. Read Security Register (RDSCUR) Sequence (Command 2Bh) 51](#bookmark110)

[Figure 31. Write Security Register (WRSCUR) Sequence (Command 2Fh) (SPI mode) 53](#bookmark111)

[Figure 32. Suspend to Read Latency 55](#bookmark112)

[Figure 33. Resume to Suspend Latency 55](#bookmark113)

[Figure 34. Suspend to Program Latency 56](#bookmark114)

[Figure 35. Resume to Read Latency 56](#bookmark115)

[Figure 36. Software Reset Recovery 57](#bookmark116)

[Figure 37. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence 58](#bookmark117)

[Figure 38. Maximum Negative Overshoot Waveform 65](#bookmark118)

[Figure 39. Maximum Positive Overshoot Waveform 65](#bookmark119)

[Figure 40. Input Test Waveforms and Measurement Level 66](#bookmark120)

[Figure 41. Output Loading 66](#bookmark121)

[Figure 42. SCLK TIMING DEFINITION 66](#bookmark122)

[Figure 43. Serial Input Timing 70](#bookmark123)

[Figure 44. Output Timing 70](#bookmark124)

[Figure 45. Hold Timing 71](#bookmark125)

[Figure 46. WP# Setup Timing and Hold Timing during WRSR when SRWD=1 71](#bookmark126)

[Figure 47. AC Timing at Device Power-Up 72](#bookmark127)

[Figure 48. Power-Down Sequence 73](#bookmark128)

[Figure 49. Power-up Timing 73](#bookmark129)

[Figure 50. Power Up/Down and Voltage Drop 74](#bookmark130)

P/N: PM2113

Rev. 1.6, March 10, 2017

**32M-BIT [x 1 / x 2 / x 4] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY**

**1. FEATURES**

**GENERAL**

• Supports Serial Peripheral Interface -- Mode 0 and Mode 3

**.** 33,554,432 x 1 bit structure

or 16,777,216 x 2 bits (two I/O read mode) struc- ture

or 8,388,608 x 4 bits (four I/O mode) structure

• 1024 Equal Sectors with 4K bytes each

- Any Sector can be erased individually

• 128 Equal Blocks with 32K bytes each

- Any Block can be erased individually

• 64 Equal Blocks with 64K bytes each

- Any Block can be erased individually

• Power Supply Operation

- 2.65 to 3.6 volt for read, erase, and program op- erations

• Latch-up protected to 100mA from -1V to Vcc +1V

**PERFORMANCE**

• High Performance VCC = 2.65 to 3.6V

- Normal read

- 50MHz

- Fast read

- FAST\_READ, DREAD, QREAD: 133MHz with 8 dummy cycles

- 2READ:

104MHz with 4 dummy cycle,

133MHz with 8 dummy cycle

- 4READ:

104MHz with 6 dummy cycle,

133MHz with 10 dummy cycle

- Configurable dummy cycle number for 2READ and 4READ operation

- 8/16/32/64 byte Wrap-Around Burst Read Mode

• Low Power Consumption

• Typical 100,000 erase/program cycles

• 20 years data retention

**KEY FEATURES**

• Input Data Format

- 1-byte Command code

• Advanced Security Features

- Block Lock Protection

The BP0-BP3 and T/B status bits define the site of the area to be protected against program and erase instruc- tions.

• Additional 4K bits secured OTP

- Features unique identifier

- Factory locked identifiable and customer lockable

• Auto Erase and Auto Program Algorithms

- Automatically erases and verifies data at selected sector

- Automatically programs and verifies data at select- ed page by an internal algorithm that automatically times the program pulse width (Any page to be pro- grammed should have page in the erased state first.)

**.** Status Register Feature

**.** Command Reset

**.** Program/Erase Suspend

**.** Program/Erase Resume

**.** Electronic Identification

- JEDEC 1-byte Manufacturer ID and 2-byte Device ID

- RES command for 1-byte Device ID

**.** Support Serial Flash Discoverable Parameters (SFDP) mode

- **All devices are RoHS Compliant and Halogen- free**

**2. GENERAL DESCRIPTION**

MX25L3233F is 32Mb bits Serial NOR Flash memory, which is configured as 4,194,304 x 8 internally. When it is in four I/O mode, the structure becomes 8,388,608 bits x 4. When it is in two I/O mode, the structure becomes 16,777,216 bits x 2.

MX25L3233F features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

MX25L3233F, MXSMIO® (Serial Multi I/O) flash memory, provides sequential read operation on the whole chip and multi-I/O features.

When it is in quad I/O mode, the SI pin, SO pin, WP# pin and HOLD# pin become SIO0 pin, SIO1 pin, SIO2 pin and SIO3 pin for address/dummy bits input and data Input/Output.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis. Erase command is executed on 4K-byte sector, 32K-byte/64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

When the device is not in operation and CS# is high, it is put in standby mode.

The MX25L3233F utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.



**8-PIN SOP (150mil)/8-PIN SOP (200mil)**

1

2

3

4

8

7

6

5

CS#

SO/SIO1 WP#/SIO2 GND

VCC

HOLD#/SIO3 SCLK

SI/SIO0

**8-LAND USON (4x3mm)**



1

2

3

4

8

7

6

5

CS#

SO/SIO1 WP#/SIO2 GND

VCC

HOLD#/SIO3 SCLK

SI/SIO0

**3. PIN CONFIGURATION 4. PIN DESCRIPTION**

|  |  |
| --- | --- |
| **SYMBOL** | **DESCRIPTION** |
| CS# | Chip Select |
| SI/SIO0 | Serial Data Input (for 1xI/O)/ Serial Data Input & Output (for 2xI/O mode and 4xI/ O mode) |
| SO/SIO1 | Serial Data Output (for 1xI/O)/Serial Data Input & Output (for 2xI/O mode and 4xI/O mode) |
| SCLK | Clock Input |
| WP#/SIO2 | Write protection Active Low or Serial Data Input & Output (for 4xI/O mode) |
| HOLD#/ SIO3 | To pause the device without deselecting the device or Serial data Input/Output for 4 x I/O mode |
| VCC | + 3.0V Power Supply |
| GND | Ground |
| NC | No Connection |

**8-WSON (6x5mm)**

|  |  |
| --- | --- |
| CS#  SO/SIO1 WP#/SIO2 GND | 1 8  2 7  3 6  4 5 |

VCC

HOLD#/SIO3

SCLK

SI/SIO0

**Note:**

1. The pin of HOLD#/SIO3 or WP#/SIO2 will remain internal pull up function while this pin is not

physically connected in system configuration.

However, the internal pull up function will be

disabled if the system has physical connection to HOLD#/SIO3 or WP#/SIO2 pin.

**16-PIN SOP (300mil)**

HOLD#/SIO3

 1  2  3  4  5  6  7  8

16

15

14

13

12

11

10

9

VCC

NC

NC

NC

NC

CS#

SO/SIO1

SCLK

SI/SIO0

NC

NC

NC

NC

GND

WP#/SIO2

**5. BLOCK DIAGRAM**

|  |
| --- |
| X-Decoder  Address  Memory Array  Generator  SI/SIO0  Y-Decoder  SO/SIO1  SIO2 \*  Data  Register  Sense Amplifier  SRAM Buffer  SIO3 \*  WP# \*  HOLD# \*  RESET# \*  CS#  HV  Mode Logic  State  Machine  Generator  SCLK Clock Generator  Output Buffer  \* Depends on part number options. |

P/N: PM2113

Rev. 1.6, March 10, 2017

8

**6. DATA PROTECTION**

During power transition, there may be some false system level signals which result in inadvertent erasure or pro- gramming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command se- quences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

• Valid command length checking: The command length will be checked whether it is at byte base and complet- ed on byte boundary.

• Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data.

• Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from Deep Power Down mode command (RDP) and Read Electronic

Signature command (RES).

**I. Block lock protection**

- The Software Protected Mode (SPM) uses (TB, BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as table of *["Table 1. Protected Area Sizes"](#bookmark131)*, the protected areas are more flexible which may protect various areas by setting value of TB, BP0-BP3 bits.

- The Hardware Protected Mode (HPM) uses WP#/SIO2 to protect the (BP3, BP2, BP1, BP0, TB) bits and SRWD bit.

**Table 1. Protected Area Sizes**

**Protected Area Sizes (TB bit = 0)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Status bit** | | | | **Protect Level** |
| **BP3** | **BP2** | **BP1** | **BP0** | **32Mb** |
| 0 | 0 | 0 | 0 | 0 (none) |
| 0 | 0 | 0 | 1 | 1 (1block, block 63rd) |
| 0 | 0 | 1 | 0 | 2 (2blocks, block 62nd-63rd) |
| 0 | 0 | 1 | 1 | 3 (4blocks, block 60th-63rd) |
| 0 | 1 | 0 | 0 | 4 (8blocks, block 56th-63rd) |
| 0 | 1 | 0 | 1 | 5 (16blocks, block 48th-63rd) |
| 0 | 1 | 1 | 0 | 6 (32blocks, block 32nd-63rd) |
| 0 | 1 | 1 | 1 | 7 (64blocks, protect all) |
| 1 | 0 | 0 | 0 | 8 (64blocks, protect all) |
| 1 | 0 | 0 | 1 | 9 (64blocks, protect all) |
| 1 | 0 | 1 | 0 | 10 (64blocks, protect all) |
| 1 | 0 | 1 | 1 | 11 (64blocks, protect all) |
| 1 | 1 | 0 | 0 | 12 (64blocks, protect all) |
| 1 | 1 | 0 | 1 | 13 (64blocks, protect all) |
| 1 | 1 | 1 | 0 | 14 (64blocks, protect all) |
| 1 | 1 | 1 | 1 | 15 (64blocks, protect all) |

**Protected Area Sizes (TB bit = 1)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Status bit** | | | | **Protect Level** |
| **BP3** | **BP2** | **BP1** | **BP0** | **32Mb** |
| 0 | 0 | 0 | 0 | 0 (none) |
| 0 | 0 | 0 | 1 | 1 (1block, block 0th) |
| 0 | 0 | 1 | 0 | 2 (2blocks, block 0th-1st) |
| 0 | 0 | 1 | 1 | 3 (4blocks, block 0th-3rd) |
| 0 | 1 | 0 | 0 | 4 (8blocks, block 0th-7th) |
| 0 | 1 | 0 | 1 | 5 (16blocks, block 0th-15th) |
| 0 | 1 | 1 | 0 | 6 (32blocks, block 0th-31st) |
| 0 | 1 | 1 | 1 | 7 (64blocks, protect all) |
| 1 | 0 | 0 | 0 | 8 (64blocks, protect all) |
| 1 | 0 | 0 | 1 | 9 (64blocks, protect all) |
| 1 | 0 | 1 | 0 | 10 (64blocks, protect all) |
| 1 | 0 | 1 | 1 | 11 (64blocks, protect all) |
| 1 | 1 | 0 | 0 | 12 (64blocks, protect all) |
| 1 | 1 | 0 | 1 | 13 (64blocks, protect all) |
| 1 | 1 | 1 | 0 | 14 (64blocks, protect all) |
| 1 | 1 | 1 | 1 | 15 (64blocks, protect all) |

**Note:** The device is ready to accept a Chip Erase instruction if, and only if, all Block Protect (BP3, BP2, BP1, BP0) are 0.

**II. Additional 4K-bit secured OTP** for unique identifier: to provide 4K-bit One-Time Program area for setting device unique serial number - Which may be set by factory or system maker.

- Security register bit 0 indicates whether the chip is locked by factory or not.

- To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO com- mand.

- Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to *["Table 10. Security Register Definition"](#bookmark131)* for security register bit definition and *["Table 2. 4K-bit Secured OTP Definition"](#bookmark131)* for address range definition.

**Note:** Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit Secured OTP mode, array access is not allowed.

**Table 2. 4K-bit Secured OTP Definition**

|  |  |  |  |
| --- | --- | --- | --- |
| **Address range** | **Size** | **Standard Factory Lock** | **Customer Lock** |
| xxx000~xxx1FF | 4096-bit | Determined by Factory | Determined by customer |

**7. MEMORY ORGANIZATION**

**Table 3. Memory Organization**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Block(64K-byte) | Block(32K-byte) | Sector (4K-byte) | Address Range | |
| 63 | 127 | 1023 | 3FF000h | 3FFFFFh |
| … |  |  |
| 1016 | 3F8000h | 3F8FFFh |
| 126 | 1015 | 3F7000h | 3F7FFFh |
| … |  |  |
| 1008 | 3F0000h | 3F0FFFh |
| 62 | 125 | 1007 | 3EF000h | 3EFFFFh |
| … |  |  |
| 1000 | 3E8000h | 3E8FFFh |
| 124 | 999 | 3E7000h | 3E7FFFh |
| … |  |  |
| 992 | 3E0000h | 3E0FFFh |
| 61 | 123 | 991 | 3DF000h | 3DFFFFh |
| … |  |  |
| 984 | 3D8000h | 3D8FFFh |
| 122 | 983 | 3D7000h | 3D7FFFh |
| … |  |  |
| 976 | 3D0000h | 3D0FFFh |

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| 2 | 5 | 47 | 02F000h | 02FFFFh |
| … |  |  |
| 40 | 028000h | 028FFFh |
| 4 | 39 | 027000h | 027FFFh |
| … |  |  |
| 32 | 020000h | 020FFFh |
| 1 | 3 | 31 | 01F000h | 01FFFFh |
| … |  |  |
| 24 | 018000h | 018FFFh |
| 2 | 23 | 017000h | 017FFFh |
| … |  |  |
| 16 | 010000h | 010FFFh |
| 0 | 1 | 15 | 00F000h | 00FFFFh |
| … |  |  |
| 8 | 008000h | 008FFFh |
| 0 | 7 | 007000h | 007FFFh |
| … |  |  |
| 0 | 000000h | 000FFFh |

P/N: PM2113

Rev. 1.6, March 10, 2017

12

**8. DEVICE OPERATION**

1. Before a command is issued, status register should be checked to ensure device is ready for the intended op- eration.

2. When incorrect command is inputted to this device, it enters standby mode and remains in standby mode un- til next CS# falling edge. In standby mode, SO pin of the device is High-Z.

3. When correct command is inputted to this device, it enters active mode and remains in active mode until next CS# rising edge.

4. For standard single data rate serial mode, input data is latched on the rising edge of Serial Clock(SCLK) and data is shifted out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as *["Figure 1.](#bookmark131) [Serial Modes Supported (for Normal Serial mode)"](#bookmark131)*.

5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST\_READ, RDSFDP, 4READ, QREAD, 2READ, DREAD, RDCR, RES, and REMS the shifted-in instruction sequence is followed by a data-out se- quence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, BE32K, CE, PP, 4PP, Suspend, Resume, NOP, RSTEN, RST, ENSO, EXSO, WR- SCUR, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.

6. While a Write Status Register, Program, or Erase operation is in progress, access to the memory array is ne- glected and will not affect the current operation of Write Status Register, Program, Erase.

**Figure 1. Serial Modes Supported (for Normal Serial mode)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| CPOL  (Serial mode 0) [0](#bookmark132)  (Serial mode 3) [1](#bookmark133) | CPHA  0  1 | SCLK  SCLK | shift in | shift out |
| MSB  、 MSB X X | |
| SI  SO | | |

**Note:**

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

**9. HOLD FEATURE**

HOLD# pin signal goes low to hold any serial communications with the device. The HOLD feature will not stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD requires Chip Select (CS#) keeping low and starts on falling edge of HOLD# pin signal while Serial Clock (SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not start until Serial Clock signal being low). The HOLD condition ends on the rising edge of HOLD# pin signal while Serial Clock(SCLK) signal is being low (if Serial Clock signal is not being low, HOLD operation will not end until Serial Clock being low).

**Figure 2. Hold Condition Operation**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| CS#  SCLK  HOLD#  SI/SIO0  SO/SIO1 (internal)  SO/SIO1 (External) | / Valid Data Don’t care Valid Data Don’t care Valid Data     |  |  | | --- | --- | |  |  |  |  |  |  | | --- | --- | --- | |  | Bit 6 |  | | Bit 7 | Bit 5 |   High\_Z Bit 7  High\_Z Bit 6 Bit 5  ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈  Bit 6  Bit 7 |

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| CS#  SCLK  HOLD#  SI/SIO0  SO/SIO1 (internal)  SO/SIO1 (External) | / Valid Data Don’t care Valid Data Don’t care Valid Data   |  |  |  |  |  |  |  | | --- | --- | --- | --- | --- | --- | --- | |  |  |  |  | Bit 5 | Bit 4 X |  | | Bit 7 | Bit 6 | Bit 3 |   Bit 7 High\_Z Bit 6 Bit 5 High\_Z Bit 4 Bit 3  ≈ ≈ ≈ ≈ ≈ ≈ ≈ ≈ |

During the HOLD operation, the Serial Data Output (SO) is high impedance when Hold# pin goes low and will keep high impedance until Hold# pin goes high. The Serial Data Input (SI) is don't care if both Serial Clock (SCLK) and Hold# pin goes low and will keep the state until SCLK goes low and Hold# pin goes high. If Chip Select (CS#) drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must beat high and CS# must beat low.

Note: The HOLD feature is disabled during Quad I/O mode.

**10. COMMAND DESCRIPTION**

**Table 4. Command Sets**

**Read Commands**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| I/O | 1 | 1 | 2 | 2 | 4 | 4 |
| Command | READ  (normal read) | FAST READ  (fast read  data) | 2READ  (2 x I/O read command) | DREAD  (1I / 2O read command) | 4READ  (4 x I/O read command) | QREAD  (1I/4O read command) |
| 1st byte | 03 (hex) | 0B (hex) | BB (hex) | 3B (hex) | EB (hex) | 6B (hex) |
| 2nd byte | A[23:16] | A[23:16] | A[23:16] | A[23:16] | A[23:16] | A[23:16] |
| 3rd byte | A[15:8] | A[15:8] | A[15:8] | A[15:8] | A[15:8] | A[15:8] |
| 4th byte | A[7:0] | A[7:0] | A[7:0] | A[7:0] | A[7:0] | A[7:0] |
| 5th byte |  | Dummy(8) | Dummy\* | Dummy(8) | Dummy\* | Dummy(8) |
| Action | n bytes read  out until CS#  goes high | n bytes read  out until CS#  goes high | n bytes read  out by 2 x I/O  until CS# goes  high | n bytes read  out by Dual  Output until  CS# goes high | Quad I/O  read with configurable dummy cycles |  |

**Note: \***Dummy cycle number will be different, depending on the bit6 (DC) setting of Configuration Register. Please refer to *["Table 6. Configuration Register"](#bookmark131)*.

**Other Commands**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| Command | WREN  (write enable) | WRDI  (write disable) | RDSR (read status register) | RDCR (read  configuration  register) | WRSR  (write status/  configuration  register) | 4PP (quad page program) | SE  (sector erase) |
| 1st byte | 06 (hex) | 04 (hex) | 05 (hex) | 15 (hex) | 01 (hex) | 38 (hex) | 20 (hex) |
| 2nd byte |  |  |  |  | Values | A[23:16] | A[23:16] |
| 3rd byte |  |  |  |  | Values | A[15:8] | A[15:8] |
| 4th byte |  |  |  |  |  | A[7:0] | A[7:0] |
| Action | sets the (WEL)  write enable  latch bit | resets the  (WEL) write  enable latch  bit | to readout the values of the status register | to readout the  values of the  configuration  register | to write new values of the configuration/ status register | quad input to program the selected page | to erase the selected sector |

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| Command | BE 32K  (block erase  32KB) | BE  (block erase  64KB) | CE  (chip erase) | PP  (page  program) | DP (Deep power down) | RDP (Release  from deep  power down) | PGM/ERS  Suspend  (Suspends  Program/  Erase) |
| 1st byte | 52 (hex) | D8 (hex) | 60 or C7 (hex) | 02 (hex) | B9 (hex) | AB (hex) | 75/B0 (hex) |
| 2nd byte | A[23:16] | A[23:16] |  | A[23:16] |  |  |  |
| 3rd byte | A[15:8] | A[15:8] |  | A[15:8] |  |  |  |
| 4th byte | A[7:0] | A[7:0] |  | A[7:0] |  |  |  |
| Action | to erase the  selected 32KB  block | to erase the  selected 64KB  block | to erase whole chip | to program the selected page | enters deep  power down  mode | release from deep power down mode | program/erase  operation is  interrupted  by suspend  command |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Command | PGM/ERS  Resume  (Resumes  Program/  Erase) | RDID  (read identific-  ation) | RES (read electronic ID) | REMS (read  electronic  manufacturer  & device ID) | ENSO (enter securedOTP) |
| 1st byte | 7A/30 (hex) | 9F (hex) | AB (hex) | 90 (hex) | B1 (hex) |
| 2nd byte |  |  | x | x |  |
| 3rd byte |  |  | x | x |  |
| 4th byte |  |  | x | ADD |  |
| Action | to continue  performing the  suspended  program/erase  sequence | outputs  JEDEC  ID: 1-byte  Manufacturer  ID & 2-byte  Device ID | to readout  1-byte Device  ID | output the Manufacturer ID & Device ID | to enter the  4K-bit secured  OTP mode |

P/N: PM2113

Rev. 1.6, March 10, 2017

17

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| Command (byte) | EXSO (exit securedOTP) | RDSCUR  (read security  register) | WRSCUR  (write security  register) | RSTEN  (Reset Enable) | RST  (Reset  Memory) | RDSFDP | SBL (Set Burst  Length) |
| 1st byte | C1 (hex) | 2B (hex) | 2F (hex) | 66 (hex) | 99 (hex) | 5A (hex) | C0/77 (hex) |
| 2nd byte |  |  |  |  |  | A[23:16] |  |
| 3rd byte |  |  |  |  |  | A[15:8] | Value |
| 4th byte |  |  |  |  |  | A[7:0] |  |
| 5th byte |  |  |  |  |  | Dummy(8) |  |
| Action | to exit the  4K-bit secured  OTP mode | to read value  of security  register | to set the lock-  down bit as  "1" (once lock-  down, cannot  be update) |  | *[(Note 2)](#bookmark134)* | n bytes read  out until CS#  goes high | to set Burst length |

|  |  |
| --- | --- |
| Command (byte) | NOP  (No  Operation) |
| 1st byte | 00 (hex) |
| 2nd byte |  |
| 3rd byte |  |
| 4th byte |  |
| 5th byte |  |
| Action |  |

Note 1: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.

Note 2: The RSTEN command must be executed before executing the RST command. If any other command is issued in-between RSTEN and RST, the RST command will be ignored.

P/N: PM2113

Rev. 1.6, March 10, 2017

18

**10-1. Write Enable (WREN)**

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, SE, BE, BE32K, CE, and WRSR which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→ CS# goes high.

The SIO[3:1] are don't care.

**Figure 3. Write Enable (WREN) Sequence (Command 06h)**

|  |  |
| --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 |
| Command  06h |
| High-Z |
|  |

**10-2. Write Disable (WRDI)**

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→ sending WRDI instruction code→ CS# goes high. The WEL bit is reset by following situations:

- Power-up

- WRDI command completion

- WRSR command completion

- PP command completion

- 4PP command completion

- SE command completion

- BE32K command completion

- BE command completion

- CE command completion

- PGM/ERS Suspend command completion

- Softreset command completion

- WRSCUR command completion

**Figure 4. Write Disable (WRDI) Sequence (Command 04h)**

|  |  |
| --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 |
| Command  04h |
| High-Z |
|  |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-3. Read Identification (RDID)**

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Ma- cronix Manufacturer ID and Device ID are listed as table of *["Table 9. ID Definitions"](#bookmark131)*.

The sequence of issuing RDID instruction is: CS# goes low→ sending RDID instruction code → 24-bits ID data out on SO→ to end RDID operation can use CS# to high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

**Figure 5. Read Identification (RDID) Sequence (Command 9Fh)**

|  |  |  |
| --- | --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 28 29 30 31  Command  9Fh  Manufacturer Identification  Device Identification  14 13 3 2 1 0  High-Z  15  7 6 5 3 2 1 0 | |
| MSB | MSB |

**10-4. Read Status Register (RDSR)**

The RDSR instruction is for reading Status Register. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Pro- gress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO.

The SIO[3:1] are don't care.

**Figure 6. Read Status Register (RDSR) Sequence (Command 05h)**

|  |  |  |
| --- | --- | --- |
| CS# |  | |
| 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | | |
| SCLK | | |
| SI  SO | command  High-Z  7  7  6 5 4 3 2 1 0 6 5 4 3 2 1 0 7  05h  Status Register Out Status Register Out | |
| MSB | | MSB |

P/N: PM2113

Rev. 1.6, March 10, 2017

22

**10-5. Read Configuration Register (RDCR)**

The RDCR instruction is for reading Configuration Register Bits. The Read Configuration Register can be read at any time (even in program/erase/write configuration register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write configuration register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low→ sending RDCR instruction code→ Configuration Register data out on SO.

The SIO[3:1] are don't care.

**Figure 7. Read Configuration Register (RDCR) Sequence**

|  |  |  |
| --- | --- | --- |
| CS# |  | |
| Mode 3 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | | |
| SCLK | | |
| SI  SO | command  Mode 0  15h  Configuration register Out Configuration register Out  7 65 43 21 07 65 43 21 07  High-Z | |
| MSB | | MSB |

**Status Register**

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/ write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/ write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit is a volatile bit that is set to “1” by the WREN instruction. WEL needs to be set to “1” before the device can accept program and erase instructions, otherwise the program and erase instructions are ignored. WEL automatically clears to “0” when a program or erase operation completes. To en- sure that both WIP and WEL are “0” and the device is ready for the next program or erase operation, it is recom- mended that WIP be confirmed to be “0” before checking that WEL is also “0”. If a program or erase instruction is applied to a protected memory area, the instruction will be ignored and WEL will clear to “0” .

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protect- ed area (as defined in *["Table 1. Protected Area Sizes"](#bookmark131)*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase (CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default. Which is un-protected.

**QE bit.** The Quad Enable (QE) bit is a non-volatile bit with a factory default of “0”. When QE is “0”, Quad mode commands are ignored; pins WP#/SIO2 and HOLD#/SIO3 function as WP# and HOLD#, respectively. When QE is “1”, Quad mode is enabled and Quad mode commands are supported along with Single and Dual mode commands. Pins WP#/SIO2 and HOLD#/SIO3 function as SIO2 and SIO3, respectively, and their alternate pin functions are disabled. Enabling Quad mode also disables the HPM and HOLD features.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, default value is "0". SRWD bit is oper- ated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware pro- tection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only. The SRWD bit defaults to be "0".

**Table 5. Status Register**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **bit7** | **bit6** | **bit5** | **bit4** | **bit3** | **bit2** | **bit1** | **bit0** |
| SRWD  (status  register write  protect) | QE  (Quad  Enable) | BP3  (level of  protected  block) | BP2  (level of  protected  block) | BP1  (level of  protected  block) | BP0  (level of  protected  block) | WEL  (write enable  latch) | WIP  (write in  progress bit) |
| 1=status  register write  disabled  0=status  register write  enabled | 1= Quad  Enable  0=not Quad  Enable | *(note 1)* | *(note 1)* | *(note 1)* | *(note 1)* | 1=write  enable  0=not write  enable | 1=write  operation  0=not in write  operation |
| Non-volatile bit | Non-volatile bit | Non-volatile bit | Non-volatile bit | Non-volatile bit | Non-volatile bit | volatile bit | volatile bit |

**Note 1:** Please refer to the *["Table 1. Protected Area Sizes"](#bookmark131)*.

**Configuration Register**

The Configuration Register is able to change the default status of Flash memory. Flash memory will be configured after the CR bit is set.

**ODS bit**

The output driver strength ODS bit are volatile bits, which indicate the output driver level of the device. The Output Driver Strength is defaulted=1 when delivered from factory. To write the ODS bit requires the Write Status Register (WRSR) instruction to be executed.

**TB bit**

The Top/Bottom (TB) bit is a OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as “0”, which means Top area protect. When it is set as “1”, the protect area will change to Bottom area of the memory device. To write the TB bit requires the Write Status Register (WRSR) instruction to be executed.

**Table 6. Configuration Register**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **bit7** | **bit6** | **bit5** | **bit4** | **bit3** | **bit2** | **bit1** | **bit0** |
| Reserved | DC  (Dummy  Cycle) | Reserved | Reserved | TB  (top/bottom selected) | Reserved | Reserved | ODS |
| x | 2READ/  4READ  Dummy  Cycle | x | x | 0=Top area  protect  1=Bottom  area protect  (Default=0) | x | x | 0, Output driver strength=1  1, Output driver strength=1/4 (Default=0) |
| x | volatile | x | x | OTP | x | x | volatile |

**Note**: Refer to *["Table 7. Dummy Cycle and Frequency Table"](#bookmark131)*, with "Don't Care" on other Reserved Configuration Registers.

**Table 7. Dummy Cycle and Frequency Table**

|  |  |  |  |
| --- | --- | --- | --- |
|  | **DC** | **Numbers of Dummy Cycles** | **Freq. (MHz)** |
| 2READ | 0 (default) | 4 | 104 |
| 1 | 8 | 133 |
| 4READ | 0 (default) | 6 | 104 |
| 1 | 10 | 133 |

**10-6. Write Status Register (WRSR)**

The WRSR instruction is for changing the values of Status Register Bits and Configuration Register Bits. Be- fore sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in *["Table 1. Protected Area Sizes"](#bookmark131)*). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is en- tered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Regis- ter data on SI→ CS# goes high.

**Figure 8. Write Status Register (WRSR) Sequence (Command 01h)**

|  |  |
| --- | --- |
| CS# |  |
| SCLK  SI | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23  Mode 3  01h  7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8  Mode 0  Status  Configuration  Register In Register In  command   |  | | --- | |  | |  | |
| High-Z  MSB  SO | |

P/N: PM2113

Rev. 1.6, March 10, 2017

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write En- able Latch (WEL) bit is reset.

**Table 8. Protection Modes**

|  |  |  |  |
| --- | --- | --- | --- |
| **Mode** | **Status register condition** | **WP# and SRWD bit status** | **Memory** |
| Software protection  mode (SPM) | Status register can be written  in (WELbit is set to "1") and the SRWD, BP0-BP3  bits can be changed | WP#=1 and SRWD bit=0, or  WP#=0 and SRWD bit=0, or  WP#=1 and SRWD=1 | The protected area cannot be programmed or erased. |
| Hardware protection  mode (HPM) | The SRWD, BP0-BP3, TB of  status register bits cannot be  changed | WP#=0, SRWD bit=1 | The protected area cannot be programmed or erased. |

**Note:** As defined by the values in the Block Protect (BP3, BP2, BP1, BP0, TB) bits of the Status Register, as shown in *["Table 1. Protected Area Sizes"](#bookmark131)*.

As the table above showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM):

Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).

- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM)

Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hard- ware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0, TB and hardware protected mode by the WP#/SIO2 to against data modification.

**Note:**

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be en- tered; only can use software protected mode via BP3, BP2, BP1, BP0, TB.

If the system goes into four I/O mode, the feature of HPM will be disabled.

**Figure 9. WRSR flow**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| |  | | --- | | WRSR fail |  |  | | --- | | start |      |  | | --- | | WREN command |      |  | | --- | | RDSR command |     No  WEL=1?  Yes   |  | | --- | | WRSR command |      |  | | --- | | Write status register data |      |  | | --- | | RDSR command |     No  WIP=0?  Yes   |  | | --- | | RDSR command |      |  | | --- | | Read WEL=0, BP[3:0], QE, and SRWD data |     No  Verify OK?  Ye  s   |  | | --- | | WRSR successfully | |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-7. Read Data Bytes (READ)**

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can beat any location. The ad- dress is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be readout at a single READ instruction. The address counter rolls over to 0 when the highest ad- dress has been reached.

The sequence of issuing READ instruction is: CS# goes low→ sending READ instruction code→3-byte address on SI →data out on SO→ to end READ operation can use CS# to high at any time during data out.

**Figure 10. Read Data Bytes (READ) Sequence (Command 03h)**

|  |  |
| --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39  24 ADD Cycles  Command  03  A23 A22 A21  A3 A2 A1 A0  Data Out 1  MSB  Data Out 2  High-Z  D7 D6 D5 D4 D3 D2 D1 D0 D7  MSB  MSB |

**10-8. Read Data Bytes at Higher Speed (FAST\_READ)**

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be readout at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low→ sending FAST\_READ instruction code→ 3-byte address on SI→ 1-dummy byte (default) address on SI→ data out on SO→ to end FAST\_READ opera- tion can use CS# to high at any time during data out. (Please refer to *["Figure 11. Read at Higher Speed (FAST\_](#bookmark131) [READ) Sequence (Command 0Bh)"](#bookmark131)*)

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

**Figure 11. Read at Higher Speed (FAST\_READ) Sequence (Command 0Bh)**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 8 9 10 28 29 30 31  24 BIT ADDRESS  Command  23 22 21 3 2 1 0  0Bh  High-Z | | | |
| CS#  SCLK  SI  SO | |  | | |
| 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 | | |
| Dummy Cycle  76543210  DATA OUT 2  DATA OUT 1  7 6 5 4 3 2 1 0  7 6 5 4 3 2 1 0 7 | | |
| MSB | MSB | MSB |

**10-9. Dual Read Mode (DREAD)**

The DREAD instruction enable double throughput of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can beat any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be readout at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writ- ing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low → sending DREAD instruction → 3-byte address on SI → 8-bit dummy cycle → data out interleave on SO1 & SO0 → to end DREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any im- pact on the Program/Erase/Write Status Register current cycle.

**Figure 12. Dual Read Mode Sequence (Command 3Bh)**

|  |  |
| --- | --- |
| CS# |  |
| 0 1 2 3 4 5 6 7 8 9 30 31 32 39 40 41 42 43 44 45 | |
| SCLK  SI/SIO0  SO/SIO1 | Data Out 2  Data Out 1  Command  24 ADD Cycle  8 dummy  cycle      D6 D4 D2 D0  3B A23 A22 … A1 A0  D6 D4  High Impedance  D7  D5  D7 D3 D1 D5  … …   |  |  |  | | --- | --- | --- | |  |  |  | |

**10-10. 2 x I/O Read Mode (2READ)**

The 2READ instruction enables Double Transfer Rate of Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can beat any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be readout at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writ- ing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low→ sending 2READ instruction→ 24-bit address in- terleave on SIO1 & SIO0→ 4 dummy cycles(default) on SIO1 & SIO0→ data out interleave on SIO1 & SIO0→ to end 2READ operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

**Figure 13. 2 x I/O Read Mode Sequence (Command BBh)**

|  |
| --- |
| D2  D6 D4  P2 P0  D0 D4  BB(hex)  A22 A20 …  A2 A0  SI/SIO0  D7  P3 P1  D5  A3 A1  D7 D3 D1 D5  CS#  0 1 2 3 4 5 6 7 8 9 18 19 20 21 22 23 24 25 26 27 28 29  SCLK  …  12 ADD Cycle Configurable  Data Out 2  Data Out 1  Command  Dummy cycles  D6  High Impedance A23 A21  SO/SIO1  … |

**Note:** SI/SIO0 or SO/SIO1 should be kept "0h" or "Fh" in the first two dummy cycles. In other words, P2=P0 or P3=P1 is necessary.

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-11. Quad Read Mode (QREAD)**

The QREAD instruction enable quad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the QREAD instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can beat any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be readout at a single QREAD in- struction. The address counter rolls over to 0 when the highest address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing QREAD instruction is: CS# goes low→ sending QREAD instruction → 3-byte address on SI → 8-bit dummy cycle → data out interleave on SIO3, SIO2, SIO1 & SIO0→ to end QREAD operation can use CS# to high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any im- pact on the Program/Erase/Write Status Register current cycle.

**Figure 14. Quad Read Mode Sequence (Command 6Bh)**

|  |  |
| --- | --- |
| CS# |  |
| SCLK  SI/SIO0  SO/SIO1  WP#/SIO2  HOLD#/SIO3 | 0 1 2 3 4 5 6 7 8 9 29 30 31 32 33 38 39 40 41 42 |
| Command  24 ADD Cycles  8 dummy cycles  Data Out 2  Data Out 3  Data Out 1  A23  A22  D4 D0 D4 D0 D4  6B  … A2 A1 A0  High Impedance  D5 D1  /D5  D5 D1   |  | | --- | |  | |  | |  |       D6 D2 D6 D2 D6      D7 D3 D7 D3 D7  … …     |  | | --- | | High Impedance | | High Impedance | |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-12. 4 x I/O Read Mode (4READ)**

The 4READ instruction enablesquad throughput of Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can beat any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be readout at a single 4READ in- struction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low→ sending 4READ instruction→ 24-bit address in- terleave on SIO3, SIO2, SIO1 & SIO0→2+4 dummy cycles (default) →data out interleave on SIO3, SIO2, SIO1 & SIO0→ to end 4READ operation can use CS# to high at any time during data out. (Please refer to the figure below)

**Figure 15. 4 x I/O Read Mode Sequence (Command EBh)**

|  |  |
| --- | --- |
| CS# | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 n |
| SCLK  SI/SIO0  SO/SIO1  WP#/SIO2  HOLD#/SIO3 |  |
| Configurable  Dummy cycles  High Impedance  data  P5 P1  bit5 bit1, bit5....  address  bit22, bit18..bit2  P6 P2  data  bit6 bit2, bit6....  address  bit23, bit19..bit3  P7 P3  data  bit7 bit3, bit7....  Performance (Note 3)  Data Output  8 Bit Instruction  6 Address cycles  enhance indicator  (Note 1 & 2)  P4 P0  data  bit4, bit0, bit4....  EBh  address  bit20, bit16..bit0  address  bit21, bit17..bit1   |  | | --- | | High Impedance | | High Impedance | |

Notes:

1. Hi-impedance is inhibited for the two clock cycles.

2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) is inhibited.

3. The Configurable Dummy Cycle is set by Configuration Register Bit. Please see *["Dummy Cycle and Fre](#bookmark135)- [quency Table"](#bookmark135)*

P/N: PM2113

Rev. 1.6, March 10, 2017

34

Another sequence of issuing 4READ instruction especially useful in random access is: CS# goes low→send 4READ instruction→3-bytes address interleave on SIO3, SIO2, SIO1 & SIO0→performance enhance toggling bit P[7:0]→4 dummy cycles →data out until CS# goes high → CS# goes low (The following 4READ instruction is not allowed, hence 8 cycles of 4READ can be saved comparing to normal 4READ mode) → 24-bit random ac- cess address (Please refer to *["Figure 16. 4 x I/O Read enhance performance Mode Sequence (Command EBh) (SPI](#bookmark131) [Mode)"](#bookmark131)* ).

In the performance-enhancing mode (Notes of *["Figure 16. 4 x I/O Read enhance performance Mode Sequence](#bookmark131) [(Command EBh) (SPI Mode)"](#bookmark131)*), P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh, 00h, AAh or 55h. These commands will reset the performance enhance mode. And after- wards CS# is raised and then lowered, the system then will return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any im- pact on the Program/Erase/Write Status Register current cycle.

**10-13. Performance Enhance Mode**

The device could waive the command cycle bits if the two cycle bits after address cycle toggles. (Please note *["Figure 16. 4 x I/O Read enhance performance Mode Sequence (Command EBh) (SPI Mode)"](#bookmark131)*)

Performance enhance mode is supported for 4READ mode.

“EBh” commands support enhance mode.

After entering enhance mode, following CS# go high, the device will stay in the read mode and treat CS# go low of the first clock as address instead of command cycle.

To exit enhance mode, a new fast read command whose first two dummy cycles is not toggle then exit. Or issue ”FFh” data cycles to exit enhance mode.

**Figure 16. 4 x I/O Read enhance performance Mode Sequence (Command EBh) (SPI Mode)**

|  |  |
| --- | --- |
| CS# | 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 n |
| SCLK  SI/SIO0  SO/SIO1  WP#/SIO2  HOLD#/SIO3 | Con gurable  Dummy cycles  8 Bit Instruction  6 Address cycles  Data Output  Performance (Note 2)  enhance  indicator (Note1)  data  bit4, bit0, bit4....  address  bit20, bit16..bit0  address  bit21, bit17..bit1  P4 P0  EBh  High Impedance  data  P5 P1   |  | | --- | | High Impedance | | High Impedance |   bit5 bit1, bit5....  address  bit22, bit18..bit2  P6 P2  data  bit6 bit2, bit6....  address  bit23, bit19..bit3  P7 P3  data  bit7 bit3, bit7....   |  |  |  | | --- | --- | --- | |  |  |  | |
| CS# |  |
| n+1 ........... n+7 n+9 n+13................. ........... | |
| SCLK  SI/SIO0  SO/SIO1  WP#/SIO2  HOLD#/SIO3 | Con gurable  Dummy cycles  6 Address cycles  Data Output  Performance (Note 2)  enhance  address indir e1)  data  bit4, bit0, bit4....  bit20, bit16..bit0  address  data  bit21, bit17..bit1 P5  bit5 bit1, bit5....  bit2ds.bit2  P6  data  bit6 bit2, bit6....  address  data  bit23, bit19..bit3 P7  bit7 bit3, bit7....   |  |  | | --- | --- | |  |  | |

Note:

1. Performance enhance mode, if P7≠P3 & P6≠P2 & P5≠P1 & P4≠P0 (Toggling), ex: A5, 5A, 0F, if not using performance enhance recommend to keep 1 or 0 in performance enhance indicator.

Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF.

2. The Configurable Dummy Cycle is set by Configuration Register Bit. Please see *["Dummy Cycle and](#bookmark135)*

*[Frequency Table"](#bookmark135)*

P/N: PM2113

Rev. 1.6, March 10, 2017

36

**10-14. Burst Read**

The Burst Read feature allows applications to fill a cache line with a fixed length of data without using multiple read commands. Burst Read is disabled by default at power-up or reset. Burst Read is enabled by setting the Burst Length. When the Burst Length is set, reads will wrap on the selected boundary (8/16/32/64-bytes) containing the initial target address. For example if an 8-byte Wrap Depth is selected, reads will wrap on the 8-byte-page-aligned boundary containing the initial read address.

To set the Burst Length, drive CS# low → send SET BURST LENGTH instruction code → send WRAP CODE → drive CS# high. Refer to the table below for valid 8-bit Wrap Codes and their corresponding Wrap Depth.

|  |  |  |
| --- | --- | --- |
| **Data** | **WrapAround** | **Wrap Depth** |
| 00h | Yes | 8-byte |
| 01h | Yes | 16-byte |
| 02h | Yes | 32-byte |
| 03h | Yes | 64-byte |
| 1xh | No | X |

Once Burst Read is enabled, it will remain enabled until the device is power-cycled or reset. The 4READ read

command supports the wrap around feature after Burst Read is enabled. To change the wrap depth, resend the Burst Read instruction with the appropriate Wrap Code. To disable Burst Read, send the Burst Read instruction with Wrap Code 1xh. “EBh" supports wrap around feature after wrap around is enabled.

**Figure 17. Burst Read**

|  |  |
| --- | --- |
| CS# |  |
| Mode 3 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  SCLK  Mode 0 | |
| SIO | |  |  |  |  |  |  |  |  |  | | --- | --- | --- | --- | --- | --- | --- | --- | --- | | 77h | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |

**10-15. Sector Erase (SE)**

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (Please refer to *["Table 3. Memory Organiza](#bookmark131)- [tion"](#bookmark131)* ) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address has been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing SE instruction is: CS# goes low → sending SE instruction code→ 3-byte address on SI →CS# goes high.

The SIO[3:1] are don't care.

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the sector is protected by BP3~0, the array data will be protected (no change) and the WEL bit still be reset.

**Figure 18. Sector Erase (SE) Sequence (Command 20h)**

|  |  |  |
| --- | --- | --- |
| CS# |  |  |
| 0 1 2 3 4 5 6 7 8 9 29 30 31  SCLK \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_IL\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ | | |
| SI | Command ~~荨~~  24 Bit Address    20h  23 22 2 1 0  MSB | |

**10-16. Block Erase (BE)**

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to *["Table 3. Mem](#bookmark131)- [ory Organization"](#bookmark131)*) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte has been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low → sending BE instruction code → 3-byte address on SI → CS# goes high.

The SIO[3:1] are don't care.

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3~0, the array data will be protected (no change) and the WEL bit still be reset.

**Figure 19. Block Erase (BE) Sequence (Command D8h)**

|  |  |  |  |
| --- | --- | --- | --- |
| CS# | |  |  |
| 0 1 2 3 4 5 6 7 8 9 29 30 31  SCLK \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ L\_\_\_\_\_\_\_\_\_\_\_\_ | | | |
| SI | Command  24 Bit Address  210  X2322  D8h  MSB | | |

**10-17. Block Erase (BE32K)**

The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (Please refer to *["Table 3.](#bookmark131) [Memory Organization"](#bookmark131)* ) is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte has been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE32K instruction is: CS# goes low → sending BE32K instruction code → 3-byte ad- dress on SI → CS# goes high.

The SIO[3:1] are don't care.

The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the block is protected by BP3~0, the array data will be protected (no change) and the WEL bit still be reset.

**Figure 20. Block Erase 32KB (BE32K) Sequence (Command 52h)**

|  |  |  |  |
| --- | --- | --- | --- |
| CS# | |  |  |
| 0 1 2 3 4 5 6 7 8 9 29 30 31  SCLK \_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_lL\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_\_ | | | |
| SI | Command  24 Bit Address  210  X2322  52h  MSB | | |

**10-18. Chip Erase (CE)**

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) in- struction must be executed to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low → sending CE instruction code → CS# goes high.

The SIO[3:1] are don't care.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Chip Erase cycle is in progress. The WIP sets during the tCE timing, and clears when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the chip is protected the Chip Erase (CE) instruction will not be executed, but WEL will be reset.

**Figure 21. Chip Erase (CE) Sequence (Command 60h or C7h)**

|  |  |
| --- | --- |
| CS#  SCLK  SI | 0 1 2 3 4 5 6 7 |
| Command  60h or C7h |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-19. Page Program (PP)**

The Page Program (PP) instruction is for programming memory bits to "0". One to 256 bytes can be sent to the device to be programmed. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). If more than 256 data bytes are sent to the device, only the last 256 data bytes will be accepted and the previous data bytes will be disregarded. The Page Program instruction

requires that all the data bytes fall within the same 256-byte page. The low order address byteA[7:0] specifies the starting address within the selected page. Bytes that will cross a page boundary will wrap to the beginning of the selected page. The device can accept (256 minus A[7:0]) data bytes without wrapping. If 256 data bytes are going to be programmed, A[7:0] should be set to 0.

The sequence of issuing PP instruction is: CS# goes low→ sending PP instruction code→ 3-byte address on SI→ at least 1-byte on data on SI→ CS# goes high.

The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary (the latest eighth bit of data being latched in), otherwise, the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Page Program cycle is in progress. The WIP sets during the tPP timing, and clears when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is cleared.

If the page is protected by BP3~0, the array data will be protected (no change) and the WEL bit will still be reset.

The SIO[3:1] are don't care.

**Figure 22. Page Program (PP) Sequence (Command 02h)**

|  |  |  |  |
| --- | --- | --- | --- |
| CS#  SCLK  SI  CS#  SCLK  SI | 2072  2073  2074  2075  2076  2077  2078  2079  Command  0 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39   |  |  | | --- | --- | | 24-Bit Address | Data Byte 1 |   02h 23 22 21  3 2 1 0 7 6 5 4 3 2 1 0  MSB  MSB  40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55  Data Byte 256  Data Byte 2  Data Byte 3  7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0  7 6 5 4 3 2 1 0  MSB MSB MSB |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-20. 4 x I/O Page Program (4PP)**

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit and Quad Enable (QE) bit must be set to "1" before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3, which can raise programmer performance and the effectiveness of application of lower clock less than f4PP. For system with faster clock, the Quad page program cannot provide more performance, because the required internal page program time is far more than the time data flows in. Therefore, we suggest that while executing this command (especially during sending data), user can slow the clock speed down to f4PP below. The other function descriptions are as same as standard page program.

The sequence of issuing 4PP instruction is: CS# goes low→ sending 4PP instruction code→ 3-byte address on SIO[3:0]→ at least 1-byte on data on SIO[3:0]→ CS# goes high.

If the page is protected by BP3~0, the array data will be protected (no change) and the WEL bit will still be reset.

**Figure 23. 4 x I/O Page Program (4PP) Sequence (Command 38h)**

|  |  |
| --- | --- |
| CS# | 厂  0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 524 525 |
| SCLK  SI/SIO0  SO/SIO1  WP#/SIO2  HOLD#/SIO3 | 38 〉  A20 A16 A12 A8 A4 A0 D4 D0 D4 D0  D4 D0  D5 D1 D5 D1  A21 A17 A13 A9 A5 A1  … D5 D1  … D6 D2  … D7 D3  D6 D2 D6 D2  A22 A18 A14 A10 A6 A2  D7 D3 D7 D3  A23 A19 A15 A11 A7 A3  …  6 ADD cycles  Data Data  Data  Byte 256  Command  Byte 1 Byte 2  …   |  | | --- | |  | |  | |

P/N: PM2113

Rev. 1.6, March 10, 2017

The Program/Erase function instruction function flow is as follows:

**Figure 24. Program/Erase Flow(1) with read array data**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| ▲  No  No  No   |  | | --- | | Program/erase fail |   Yes  another block?  \*  \* Issue RDSR to check BP[3:0].   |  | | --- | | Start |  |  | | --- | | WREN command |  |  | | --- | | RDSR command\* |   WEL=1?  Yes     |  | | --- | | Program/erase command |  |  | | --- | | Write program data/address  (Write erase address) |  |  | | --- | | RDSR command |   WIP=0?  Yes   |  | | --- | | Read array data  (same address of PGM/ERS) |   Verify OK?  Yes   |  | | --- | | Program/erase successfully |   Program/erase  No  ▼   |  | | --- | | Program/erase completed | |

P/N: PM2113

Rev. 1.6, March 10, 2017

**Figure 25. Program/Erase Flow(2) without read array data**

|  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| ▲  No  No  Yes   |  | | --- | | Program/erase fail |  |  | | --- | | Start |  |  | | --- | | WREN command |  |  | | --- | | RDSR command\* |   WEL=1?  Yes   |  | | --- | | Program/erase command |  |  | | --- | | Write program data/address (Write erase address) |  |  | | --- | | RDSR command |   WIP=0?  Yes   |  | | --- | | RDSCUR command |   P\_FAIL/E\_FAIL=1?  No   |  | | --- | | Program/erase successfully |   another block?  Yes  Program/erase  \* Issue RDSR to check BP[3:0].  No  7   |  | | --- | | Program/erase completed | |

**10-21. Deep Power-down (DP)**

The Deep Power-down (DP) instruction places the device into a minimum power consumption state, Deep Pow- er-down mode, in which the quiescent current is reduced from ISB1 to ISB2.

The sequence of issuing DP instruction: CS# goes low→ send DP instruction code→ CS# goes high. The CS# must go high at the byte boundary (after exactly eighth bits of the instruction code have been latched-in); other- wise the instruction will not be executed. SIO[3:1] are "don't care".

After CS# goes high there is a delay of tDP before the device transitions from Stand-by mode to Deep Power- down mode and before the current reduces from ISB1 to ISB2. Once in Deep Power-down mode, all instructions will be ignored except Release from Deep Power-down (RDP).

The device exits Deep Power-down mode and returns to Stand-by mode if it receives a Release from Deep Power-down (RDP) instruction, power-cycle, or reset. Please refer to *["Figure 28. Release from Deep Power](#bookmark131)- [down (RDP) Sequence"](#bookmark131)*.

**Figure 26. Deep Power-down (DP) Sequence (Command B9h)**

|  |  |
| --- | --- |
| CS#  SCLK  SI | 0 1 2 3 4 5 6 7 tDP  Command  B9h  Deep Power-down Mode  Stand-by Mode |

**10-22. Release from Deep Power-down (RDP), Read Electronic Signature (RES)**

The Release from Deep Power-down (RDP) instruction is completed by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the standby Power mode. If the device was not previously in the Deep Power-down mode, the transition to the standby Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the standby Power mode is delayed by tRES2, and Chip Select (CS#) must remain High for at least tRES2(max), as specified in *["Table 18. AC Characteristics"](#bookmark131)*. Once in the standby mode, the device waits to be selected, so that it can receive, decode and execute instructions.

RES instruction is for reading out the old style of 8-bit Electronic Signature, whose values are shown as *["Table 9.](#bookmark131) [ID Definitions"](#bookmark131)*. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction. Even in Deep power-down mode, the RDP and RES are also allowed to be executed, only except the device is in progress of program/erase/write cycles; there's no effect on the current program/erase/write cycles in progress.

The SIO[3:1] are don't care when during this mode.

The RES instruction is ended by CS# goes high after the ID been readout at least once. The ID outputs repeat- edly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previous- ly in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can receive, decode, and execute instruction.

The RDP instruction is for releasing from Deep Power-down Mode.

**Figure 27. Release from Deep Power-down and Read Electronic Signature (RES) Sequence (Command ABh)**

|  |  |
| --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38  3 Dummy Bytes  tRES2  Command  23 22 21 3 2 1 0  ABh  MSB  High-Z  Electronic Signature Out  7 6 5 4 3 2 1 0  MSB  Deep Power-down Mode  Stand-by Mode |

**Figure 28. Release from Deep Power-down (RDP) Sequence**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7  tRES1  Mode 3  Mode 0   |  | | --- | | Command | | ABh | |  |   High-Z    Deep Power-down Mode  Stand-by Mode |

**10-23. Read Electronic Manufacturer ID & Device ID (REMS)**

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID val- ues are listed in *["Table 9. ID Definitions"](#bookmark131)*.

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7~A0). After which the manufacturer ID for Macronix (C2h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the de- vice ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

**Figure 29. Read Electronic Manufacturer & Device ID (REMS) Sequence**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| CS#  SCLK  SI  SO | 1 2 3 4 5 6 7 8 9 10  0  Mode 3  Mode 0  Command  2 Dummy Bytes  90h  15 14 13  3 2 1 0  High-Z | | | |
| CS#  SCLK  SI  SO | |  | | |
| 32 33 34 36 37 38 39 40 41 42 43  47  35  28 29 30 31  44 45 46  ADD (1)  76543210  Manufacturer ID  Device ID  7 6 5 4 3 2 1 0  7 | | |
| MSB | MSB | MSB |

**Notes:** (1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.

P/N: PM2113

Rev. 1.6, March 10, 2017

49

**Table 9. ID Definitions**

|  |  |  |  |
| --- | --- | --- | --- |
| **Command Type** | **MX25L3233F** | | |
| RDID | Manufacturer ID | Memory Type | Memory Density |
| C2 | 20 | 16 |
| RES | Electronic ID | | |
| 15 | | |
| REMS | Manufacturer ID | Device ID |  |
| C2 | 15 |  |

**10-24. Enter Secured OTP (ENSO)**

The ENSO instruction is for entering the additional 4K-bit Secured OTP mode. While the device is in 4K-bit Se- cured OTP mode, array access is not available. The additional 4K-bit Secured OTP is independent from main ar- ray, and may be used to store unique serial number for system identifier. After entering the Secured OTP mode, follow standard read or program procedure to readout the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low→ sending ENSO instruction to enter Secured OTP mode→ CS# goes high.

The SIO[3:1] are don't care.

Please note that WRSR/WRSCUR/CE/BE/SE/BE32K commands are not acceptable during the access of secure OTP region, once Security OTP is locked down, only read related commands are valid.

**10-25. Exit Secured OTP (EXSO)**

The EXSO instruction is for exiting the additional 4K-bit Secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low→ sending EXSO instruction to exit Secured OTP mode→ CS# goes high.

The SIO[3:1] are don't care.

**10-26. Read Security Register (RDSCUR)**

The RDSCUR instruction is for reading the value of Security Register. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is: CS# goes low→ sending RDSCUR instruction → Security Reg- ister data out on SO→ CS# goes high.

The SIO[3:1] are don't care.

**Figure 30. Read Security Register (RDSCUR) Sequence (Command 2Bh)**

|  |  |  |
| --- | --- | --- |
| CS# |  | |
| 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  High-Z  7  7  SO  7  6 5 4 3 2 1 0  SCLK  command  2B  SI  Security Register Out  Security Register Out    6 5 4 3 2 1 0 | | |
| MSB | | MSB |

The definition of the Security Register is as below:

**Secured OTP Indicator bit.** The Secured OTP indicator bit shows the Secured OTP area is locked by factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory- lock.

**Lock-down Secured OTP (LDSO) bit.** By writing WRSCUR instruction, the LDSO bit may be set to "1" for cus- tomer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP area cannot be updated any more.

**Program Suspend Status bit.** Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Sus- pend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.

**Erase Suspend Status bit.** Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend com- mand, ESB issetto "1". ESB is cleared to "0" after erase operation resumes.

**Program Fail Flag bit.** While a program failure happened, the Program Fail Flag bit would be set. If the program operation fails on a protected memory region or locked OTP region, this bit will also be set. This bit can be the failure indication of one or more program operations. This fail flag bit will be cleared automatically after the next successful program operation.

**Erase Fail Flag bit.** While an erase failure happened, the Erase Fail Flag bit would be set. If the erase opera- tion fails on a protected memory region or locked OTP region, this bit will also be set. This bit can be the failure indication of one or more erase operations. This fail flag bit will be cleared automatically after the next successful erase operation.

**Table 10. Security Register Definition**

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |
| Reserved | E\_FAIL | P\_FAIL | Reserved | ESB (Erase Suspend status) | PSB  (Program  Suspend  status) | LDSO  (lock-down 4K-  bit Secured  OTP) | Secured OTP  Indicator bit  (4K-bit  Secured OTP) |
| Reserved | 0=normal  Erase  succeed  1=indicate Erase failed (default=0) | 0=normal Program succeed  1=indicate  Program  failed  (default=0) | Reserved | 0=Erase  is not  suspended  1=Erase is suspended (default=0) | 0=Program  is not  suspended  1=Program  is suspended  (default=0) | 0 = not  lockdown  1 = lock-down  (cannot  program/erase  OTP) | 0 = nonfactory lock  1 = factory lock |
| non-volatile bit | volatile bit | volatile bit | volatile bit | volatile bit | volatile bit | non-volatile bit | non-volatile bit |
| Reserved | Read Only | Read Only |  | Read Only | Read Only | OTP | Read Only |

**10-27. Write Security Register (WRSCUR)**

The WRSCUR instruction is for changing the values of Security Register Bits. Unlike write status register, the WREN instruction is required before sending WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low→ sending WRSCUR instruction → CS# goes high.

The SIO[3:1] are don't care.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

**Figure 31. Write Security Register (WRSCUR) Sequence (Command 2Fh) (SPI mode)**

|  |  |
| --- | --- |
| CS#  SCLK  SI | 0 1 2 3 4 5 6 7 |
| Command  2F |
| High-Z  SO | |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-28. Program Suspend and Erase Suspend**

The Suspend instruction interrupts a Page Program, Sector Erase, or Block Erase operation to allow access to the memory array. After the program or erase operation has entered the suspended state, the memory array can be read except for the page being programmed or the sector or block being erased (*["Table 11. Readable Area of](#bookmark131) [Memory While a Program or Erase Operation is Suspended"](#bookmark131)*).

**Table 11. Readable Area of Memory While a Program or Erase Operation is Suspended**

|  |  |
| --- | --- |
| **Suspended Operation** | **Readable Region of Memory Array** |
| Page Program | All but the Page being programmed |
| Sector Erase (4KB) | All but the 4KB Sector being erased |
| Block Erase (32KB) | All but the 32KB Block being erased |
| Block Erase (64KB) | All but the 64KB Block being erased |

When the serial flash receives the Suspend instruction, there is a latency of tPSL or tESL (*["Figure 32. Suspend](#bookmark131) [to Read Latency"](#bookmark131)*) before the Write Enable Latch (WEL) bit clears to “0” and the PSB or ESB sets to “1”, after which the device is ready to accept one of the commands listed in *["Table 12. Acceptable Commands During Pro](#bookmark131)- [gram/Erase Suspend after tPSL/tESL"](#bookmark131)* (e.g. FAST READ). Refer to *["Table 18. AC Characteristics"](#bookmark131)* for tPSL and tESL timings. *["Table 13. Acceptable Commands During Suspend (tPSL/tESL not required)"](#bookmark131)* lists the commands for which the tPSL and tESL latencies do not apply. For example, RDSR, RDSCUR, RSTEN, and RST can be is- sued at any time after the Suspend instruction.

Security Register bit 2 (PSB) and bit 3 (ESB) can be read to check the suspend status. The PSB (Program Sus- pend Bit) sets to “1” when a program operation is suspended. The ESB (Erase Suspend Bit) sets to “1” when an erase operation is suspended. The PSB or ESB clears to “0” when the program or erase operation is resumed.

**Table 12. Acceptable Commands During Program/Erase Suspend after tPSL/tESL**

|  |  |  |  |
| --- | --- | --- | --- |
| **Command Name** | **Command Code** | **Suspend Type** | |
| **Program Suspend** | **Erase Suspend** |
| READ | 03h | • | • |
| FAST READ | 0Bh | • | • |
| DREAD | 3Bh | • | • |
| QREAD | 6Bh | • | • |
| 2READ | BBh | • | • |
| 4READ | EBh | • | • |
| RDSFDP | 5Ah | • | • |
| RDID | 9Fh | • | • |
| REMS | 90h | • | • |
| ENSO | B1h | • | • |
| EXSO | C1h | • | • |
| SBL | C0h or 77h | • | • |
| WREN | 06h |  | • |
| RESUME | 7Ah or 30h | • | • |
| PP | 02h |  | • |
| 4PP | 38h |  | • |

**Table 13. Acceptable Commands During Suspend (tPSL/tESL not required)**

|  |  |  |  |
| --- | --- | --- | --- |
| **Command Name** | **Command Code** | **Suspend Type** | |
| **Program Suspend** | **Erase Suspend** |
| WRDI | 04h | • | • |
| RDSR | 05h | • | • |
| RDCR | 15h | • | • |
| RDSCUR | 2Bh | • | • |
| RES | ABh | • | • |
| RSTEN | 66h | • | • |
| RST | 99h | • | • |
| NOP | 00h | • | • |

**Figure 32. Suspend to Read Latency**

|  |  |  |
| --- | --- | --- |
| Suspend Command  Read Command  CS#   |  | | --- | | tPSL / tESL | |  |   tPSL: Program Latency  tESL: Erase Latency |

**Figure 33. Resume to Suspend Latency**

|  |  |
| --- | --- |
| CS# | Suspend  Command  Resume Command  tPRS / tERS |
| tPRS: Program Resume to another Suspend  tERS: Erase Resume to another Suspend | |

**10-28-1. Program Suspend**

The “Erase Suspend to Program” feature allows Page Programming while an erase operation is suspended. Page Programming is permitted in any unprotected memory except within the sector of a suspended Sector Erase operation or within the block of a suspended Block Erase operation. The Write Enable (WREN) instruction must be issued before any Page Program instruction.

A Page Program operation initiated within a suspended erase cannot itself be suspended and must be allowed to finish before the suspended erase can be resumed. The Status Register can be polled to determine the status of the Page Program operation. The WEL and WIP bits of the Status Register will remain “1” while the Page Program operation is in progress and will both clear to “0” when the Page Program operation completes.

**Figure 34. Suspend to Program Latency**

|  |  |  |
| --- | --- | --- |
| Suspend Command  Program Command  CS#   |  | | --- | | tPSL / tESL | |  |   tPSL: Program Latency  tESL: Erase Latency |

**10-29. Program Resume and Erase Resume**

The Resume instruction resumes a suspended Page Program, Sector Erase, or Block Erase operation. Before issuing the Resume instruction to restart a suspended erase operation, make sure that there is no Page Program operation in progress.

Immediately after the serial flash receives the Resume instruction, the WEL and WIP bits are set to “1” and the PSB or ESB is cleared to “0”. The program or erase operation will continue until finished (*["Figure 35. Resume to](#bookmark131) [Read Latency"](#bookmark131)*) or until another Suspend instruction is received. A resume-to-suspend latency of tPRS or tERS must be observed before issuing another Suspend instruction (*["Figure 33. Resume to Suspend Latency"](#bookmark131)*).

Please note that the Resume instruction will be ignored if the serial flash is in “Performance Enhance Mode” . Make sure the serial flash is not in “Performance Enhance Mode” before issuing the Resume instruction.

**Figure 35. Resume to Read Latency**

|  |  |  |  |
| --- | --- | --- | --- |
| CS# | Resume Command  Read Command   |  | | --- | | tSE/tBE/tBE32K/tPP | |  | |

**10-30. No Operation (NOP)**

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

**10-31. Software Reset (Reset-Enable (RSTEN) and Reset (RST))**

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to a standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.

If the Reset command is executed during program or erase operation, the operation will be disabled, the data un- der processing could be damaged or lost.

The reset time is different depending on the last operation. Longer latency time is required to recover from a pro- gram operation than from other operations.

**Figure 36. Software Reset Recovery**

|  |  |
| --- | --- |
| CS#  Mode | Stand-by  Mode  66 99  tRCR  tRCP  tRCE |

P/N: PM2113

Rev. 1.6, March 10, 2017

**10-32. Read SFDP Mode (RDSFDP)**

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is CS# goes low→send RDSFDP instruction (5Ah)→send 3 address bytes on SI pin→send 1 dummy byte on SI pin→read SFDP code on SO→to end RDSFDP operation can use CS# to high at any time during data out.

SFDP is a JEDEC Standard, JESD216.

**Figure 37. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| CS#  SCLK  SI  SO | 0 1 2 3 4 5 6 7 8 9 10 28 29 30 31  24 BIT ADDRESS  Command  23 22 21 3 2 1 0  5Ah  High-Z | | | |
| CS#  SCLK  SI  SO | |  | | |
| 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 | | |
| Dummy Cycle  76543210  DATA OUT 2  DATA OUT 1  7 6 5 4 3 2 1 0  7 6 5 4 3 2 1 0 7 | | |
| MSB | MSB | MSB |

**Table 14. Signature and Parameter Identification Data Values**

SFDP Table (JESD216) below is for [MX25L3233FM1I-08G, MX25L3233FZBI-08G, MX25L3233FM2I-08G,](DBF_E-9-99-8)

[MX25L3233FMI-08G, MX25L3233FZNI-08G, MX25L3233FM1I-08Q, MX25L3233FZBI-08Q, MX25L3233FM2I-](DBF_E-9-99-8) [08Q, MX25L3233FMI-08Q and MX25L3233FZNI-08Q](DBF_E-9-99-8)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Description** | **Comment** | **Add (h) (Byte)** | **DW Add (Bit)** | **Data (h/b) (Note1)** | **Data (h)** |
| SFDP Signature | Fixed: 50444653h | 00h | 07:00 | [53](DBF_H-1-00-A)h | [53](DBF_H-1-00-A)h |
| 01h | 15:08 | [46](DBF_H-1-08-A)h | [46](DBF_H-1-08-A)h |
| 02h | 23:16 | [44](DBF_H-1-16-A)h | [44](DBF_H-1-16-A)h |
| 03h | 31:24 | [50](DBF_H-1-24-A)h | [50](DBF_H-1-24-A)h |
| SFDP Minor Revision Number | Start from 00h | 04h | 07:00 | [00](DBF_H-2-00-A)h | [00](DBF_H-2-00-A)h |
| SFDP Major Revision Number | Start from 01h | 05h | 15:08 | [01](DBF_H-2-08-A)h | [01](DBF_H-2-08-A)h |
| Number of Parameter Headers | This number is 0-based. Therefore, 0 indicates 1 parameter header. | 06h | 23:16 | [01](DBF_H-2-16-A)h | [01](DBF_H-2-16-A)h |
| Unused |  | 07h | 31:24 | [FF](DBF_H-2-24-C)h | [FF](DBF_H-2-24-C)h |
| ID number (JEDEC) | 00h: it indicates a JEDEC specified header. | 08h | 07:00 | [00](DBF_H-3-00-A)h | [00](DBF_H-3-00-A)h |
| Parameter Table Minor Revision Number | Start from 00h | 09h | 15:08 | [00](DBF_H-3-08-A)h | [00](DBF_H-3-08-A)h |
| Parameter Table Major Revision Number | Start from 01h | 0Ah | 23:16 | [01](DBF_H-3-16-A)h | [01](DBF_H-3-16-A)h |
| Parameter Table Length  (in double word) | How many DWORDs in the  Parameter table | 0Bh | 31:24 | [09](DBF_H-3-24-A)h | [09](DBF_H-3-24-A)h |
| Parameter Table Pointer (PTP) | First address of JEDEC Flash Parameter table | 0Ch | 07:00 | [30](DBF_H-4-00-A)h | [30](DBF_H-4-00-A)h |
| 0Dh | 15:08 | [00](DBF_H-4-08-A)h | [00](DBF_H-4-08-A)h |
| 0Eh | 23:16 | [00](DBF_H-4-16-A)h | [00](DBF_H-4-16-A)h |
| Unused |  | 0Fh | 31:24 | [FF](DBF_H-4-24-C)h | [FF](DBF_H-4-24-C)h |
| ID number  (Macronix manufacturer ID) | it indicates Macronix manufacturer ID | 10h | 07:00 | [C2](DBF_H-5-00-A)h | [C2](DBF_H-5-00-A)h |
| Parameter Table Minor Revision Number | Start from 00h | 11h | 15:08 | [00](DBF_H-5-08-A)h | [00](DBF_H-5-08-A)h |
| Parameter Table Major Revision Number | Start from 01h | 12h | 23:16 | [01](DBF_H-5-16-A)h | [01](DBF_H-5-16-A)h |
| Parameter Table Length  (in double word) | How many DWORDs in the  Parameter table | 13h | 31:24 | [04](DBF_H-5-24-A)h | [04](DBF_H-5-24-A)h |
| Parameter Table Pointer (PTP) | First address of Macronix Flash Parameter table | 14h | 07:00 | [60](DBF_H-6-00-A)h | [60](DBF_H-6-00-A)h |
| 15h | 15:08 | [00](DBF_H-6-08-A)h | [00](DBF_H-6-08-A)h |
| 16h | 23:16 | [00](DBF_H-6-16-A)h | [00](DBF_H-6-16-A)h |
| Unused |  | 17h | 31:24 | [FF](DBF_H-6-24-C)h | [FF](DBF_H-6-24-C)h |

**Table 15. Parameter Table (0): JEDEC Flash Parameter Tables**

SFDP Table below is for [MX25L3233FM1I-08G, MX25L3233FZBI-08G, MX25L3233FM2I-08G, MX25L3233FMI-](DBF_E-9-99-8) [08G, MX25L3233FZNI-08G, MX25L3233FM1I-08Q, MX25L3233FZBI-08Q, MX25L3233FM2I-08Q,](DBF_E-9-99-8)

[MX25L3233FMI-08Q and MX25L3233FZNI-08Q](DBF_E-9-99-8)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Description** | **Comment** | **Add (h) (Byte)** | **DW Add (Bit)** | **Data (h/b) (Note1)** | **Data**  **(h)** |
| Block/Sector Erase sizes | 00: Reserved, 01: 4KB erase,  10: Reserved,  11: not support 4KB erase | 30h | 01:00 | [01](DBF_J-1-00-A)b | [E5](DBF_J-1-00-B)h |
| Write Granularity | 0: 1Byte, 1: 64Byte or larger | 02 | [1](DBF_J-1-02-A)b |
| Write Enable Instruction Required for Writing to Volatile Status  Registers | 0: not required  1: required 00h to be written to the status register | 03 | [0](DBF_J-1-03-A)b |
| Write Enable Opcode Select for  Writing to Volatile Status Registers | 0: use 50h opcode,  1: use 06h opcode  Note: If target flash status register is nonvolatile, then bits 3 and 4 must be set to 00b. | 04 | [0](DBF_J-1-04-A)b |
| Unused | Contains 111b and can never be changed | 07:05 | [111](DBF_J-1-05-C)b |
| 4KB Erase Opcode |  | 31h | 15:08 | [20](DBF_J-1-08-A)h | [20](DBF_J-1-08-A)h |
| (1-1-2) Fast Read (Note2) | 0=not support 1=support | 32h | 16 | [1](DBF_J-1-16-A)b | [F1](DBF_J-1-16-B)h |
| Address Bytes Number used in addressing flash array | 00: 3Byte only, 01: 3 or 4Byte,  10: 4Byte only, 11: Reserved | 18:17 | [00](DBF_J-1-17-A)b |
| Double Transfer Rate (DTR) Clocking | 0=not support 1=support | 19 | [0](DBF_J-1-19-A)b |
| (1-2-2) Fast Read | 0=not support 1=support | 20 | [1](DBF_J-1-20-A)b |
| (1-4-4) Fast Read | 0=not support 1=support | 21 | [1](DBF_J-1-21-A)b |
| (1-1-4) Fast Read | 0=not support 1=support | 22 | [1](DBF_J-1-22-A)b |
| Unused |  | 23 | [1](DBF_J-1-23-C)b |
| Unused |  | 33h | 31:24 | [FF](DBF_J-1-24-C)h | [FF](DBF_J-1-24-C)h |
| Flash Memory Density |  | 37h:34h | 31:00 | [01FF FFFF](DBF_J-2-00-A)h | |
| (1-4-4) Fast Read Number of Wait states (Note3) | 0 0000b: Not supported; 0 0100b: 4  0 0110b: 6; 0 1000b: 8 | 38h | 04:00 | [0 0100](DBF_J-3-00-A)b | [44](DBF_J-3-00-B)h |
| (1-4-4) Fast Read Number of Mode Bits (Note4) | Mode Bits:  000b: Not supported; 010b: 2 bits | 07:05 | [010](DBF_J-3-05-A)b |
| (1-4-4) Fast Read Opcode |  | 39h | 15:08 | [EB](DBF_J-3-08-A)h | [EB](DBF_J-3-08-A)h |
| (1-1-4) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4  0 0110b: 6; 0 1000b: 8 | 3Ah | 20:16 | [0 1000](DBF_J-3-16-A)b | [08](DBF_J-3-16-B)h |
| (1-1-4) Fast Read Number of Mode Bits | Mode Bits:  000b: Not supported; 010b: 2 bits | 23:21 | [000](DBF_J-3-21-A)b |
| (1-1-4) Fast Read Opcode |  | 3Bh | 31:24 | [6B](DBF_J-3-24-A)h | [6B](DBF_J-3-24-A)h |

SFDP Table below is for [MX25L3233FM1I-08G, MX25L3233FZBI-08G, MX25L3233FM2I-08G, MX25L3233FMI-](DBF_E-9-99-8) [08G, MX25L3233FZNI-08G, MX25L3233FM1I-08Q, MX25L3233FZBI-08Q, MX25L3233FM2I-08Q,](DBF_E-9-99-8)

[MX25L3233FMI-08Q and MX25L3233FZNI-08Q](DBF_E-9-99-8)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Description** | **Comment** | **Add (h) (Byte)** | **DW Add (Bit)** | **Data (h/b) (Note1)** | **Data**  **(h)** |
| (1-1-2) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4  0 0110b: 6; 0 1000b: 8 | 3Ch | 04:00 | [0 1000](DBF_J-4-00-A)b | [08](DBF_J-4-00-B)h |
| (1-1-2) Fast Read Number of Mode Bits | Mode Bits:  000b: Not supported; 010b: 2 bits | 07:05 | [000](DBF_J-4-05-A)b |
| (1-1-2) Fast Read Opcode |  | 3Dh | 15:08 | [3B](DBF_J-4-08-A)h | [3B](DBF_J-4-08-A)h |
| (1-2-2) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4  0 0110b: 6; 0 1000b: 8 | 3Eh | 20:16 | [0 0100](DBF_J-4-16-A)b | [04](DBF_J-4-16-B)h |
| (1-2-2) Fast Read Number of Mode Bits | Mode Bits:  000b: Not supported; 010b: 2 bits | 23:21 | [000](DBF_J-4-21-A)b |
| (1-2-2) Fast Read Opcode |  | 3Fh | 31:24 | [BB](DBF_J-4-24-A)h | [BB](DBF_J-4-24-A)h |
| (2-2-2) Fast Read | 0=not support 1=support | 40h | 00 | [0](DBF_J-5-00-A)b | [EE](DBF_J-5-00-B)h |
| Unused |  | 03:01 | [111](DBF_J-5-01-C)b |
| (4-4-4) Fast Read | 0=not support 1=support | 04 | [0](DBF_J-5-04-A)b |
| Unused |  | 07:05 | [111](DBF_J-5-05-C)b |
| Unused |  | 43h:41h | 31:08 | [FF](DBF_J-5-08-C)h | [FF](DBF_J-5-08-C)h |
| Unused |  | 45h:44h | 15:00 | [FF](DBF_J-6-00-C)h | [FF](DBF_J-6-00-C)h |
| (2-2-2) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4  0 0110b: 6; 0 1000b: 8 | 46h | 20:16 | [0 0000](DBF_J-6-16-A)b | [00](DBF_J-6-16-B)h |
| (2-2-2) Fast Read Number of Mode Bits | Mode Bits:  000b: Not supported; 010b: 2 bits | 23:21 | [000](DBF_J-6-21-A)b |
| (2-2-2) Fast Read Opcode |  | 47h | 31:24 | [FF](DBF_J-6-24-A)h | [FF](DBF_J-6-24-A)h |
| Unused |  | 49h:48h | 15:00 | [FF](DBF_J-7-00-C)h | [FF](DBF_J-7-00-C)h |
| (4-4-4) Fast Read Number of Wait states | 0 0000b: Not supported; 0 0100b: 4  0 0110b: 6; 0 1000b: 8 | 4Ah | 20:16 | [0 0000](DBF_J-7-16-A)b | [00](DBF_J-7-16-B)h |
| (4-4-4) Fast Read Number of Mode Bits | Mode Bits:  000b: Not supported; 010b: 2 bits | 23:21 | [000](DBF_J-7-21-A)b |
| (4-4-4) Fast Read Opcode |  | 4Bh | 31:24 | [FF](DBF_J-7-24-A)h | [FF](DBF_J-7-24-A)h |
| Sector Type 1 Size | Sector/block size = 2^N bytes (Note5) 0Ch: 4KB; 0Fh: 32KB; 10h: 64KB | 4Ch | 07:00 | [0C](DBF_J-8-00-A)h | [0C](DBF_J-8-00-A)h |
| Sector Type 1 erase Opcode |  | 4Dh | 15:08 | [20](DBF_J-8-08-A)h | [20](DBF_J-8-08-A)h |
| Sector Type 2 Size | Sector/block size = 2^N bytes  00h: N/A; 0Fh: 32KB; 10h: 64KB | 4Eh | 23:16 | [0F](DBF_J-8-16-A)h | [0F](DBF_J-8-16-A)h |
| Sector Type 2 erase Opcode |  | 4Fh | 31:24 | [52](DBF_J-8-24-A)h | [52](DBF_J-8-24-A)h |
| Sector Type 3 Size | Sector/block size = 2^N bytes  00h: N/A; 0Fh: 32KB; 10h: 64KB | 50h | 07:00 | [10](DBF_J-9-00-A)h | [10](DBF_J-9-00-A)h |
| Sector Type 3 erase Opcode |  | 51h | 15:08 | [D8](DBF_J-9-08-A)h | [D8](DBF_J-9-08-A)h |
| Sector Type 4 Size | 00h: N/A, This sector type doesn't exist | 52h | 23:16 | [00](DBF_J-9-16-A)h | [00](DBF_J-9-16-A)h |
| Sector Type 4 erase Opcode |  | 53h | 31:24 | [FF](DBF_J-9-24-A)h | [FF](DBF_J-9-24-A)h |

P/N: PM2113

Rev. 1.6, March 10, 2017

**Table 16. Parameter Table (1): Macronix Flash Parameter Tables**

SFDP Table below is for [MX25L3233FM1I-08G, MX25L3233FZBI-08G, MX25L3233FM2I-08G, MX25L3233FMI-](DBF_E-9-99-8) [08G, MX25L3233FZNI-08G, MX25L3233FM1I-08Q, MX25L3233FZBI-08Q, MX25L3233FM2I-08Q,](DBF_E-9-99-8)

[MX25L3233FMI-08Q and MX25L3233FZNI-08Q](DBF_E-9-99-8)

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Description** | **Comment** | **Add (h) (Byte)** | **DW Add (Bit)** | **Data (h/b) (Note1)** | **Data**  **(h)** |
| Vcc Supply Maximum Voltage | 2000h=2.000V  2700h=2.700V  3600h=3.600V | 61h:60h | 07:00 15:08 | [00](DBF_M-1-00-A)h  [36](DBF_M-1-08-A)h | [00](DBF_M-1-00-A)h  [36](DBF_M-1-08-A)h |
| Vcc Supply Minimum Voltage | 1650h=1.650V, 1750h=1.750V 2250h=2.250V, 2300h=2.300V 2350h=2.350V, 2650h=2.650V 2700h=2.700V | 63h:62h | 23:16 31:24 | [50](DBF_M-1-16-A)h  [26](DBF_M-1-24-A)h | [50](DBF_M-1-16-A)h  [26](DBF_M-1-24-A)h |
| H/W Reset# pin | 0=not support 1=support | 65h:64h | 00 | [0](DBF_M-2-00-A)b | [F99E](DBF_M-2-00-B)h |
| H/W Hold# pin | 0=not support 1=support | 01 | [1](DBF_M-2-01-A)b |
| Deep Power Down Mode | 0=not support 1=support | 02 | [1](DBF_M-2-02-A)b |
| S/W Reset | 0=not support 1=support | 03 | [1](DBF_M-2-03-A)b |
| S/W Reset Opcode | Reset Enable (66h) should be issued before Reset Opcode | 11:04 | [1001 1001](DBF_M-2-04-A)b ([99](DBF_M-2-11-B)h) |
| Program Suspend/Resume | 0=not support 1=support | 12 | [1](DBF_M-2-12-A)b |
| Erase Suspend/Resume | 0=not support 1=support | 13 | [1](DBF_M-2-13-A)b |
| Unused |  | 14 | [1](DBF_M-2-14-C)b |
| Wrap-Around Read mode | 0=not support 1=support | 15 | [1](DBF_M-2-15-A)b |
| Wrap-Around Read mode Opcode |  | 66h | 23:16 | [77](DBF_M-2-16-A)h | [77](DBF_M-2-16-A)h |
| Wrap-Around Read data length | 08h:support 8B wrap-around read 16h:8B&16B  32h:8B&16B&32B  64h:8B&16B&32B&64B | 67h | 31:24 | [64](DBF_M-2-24-A)h | [64](DBF_M-2-24-A)h |
| Individual block lock | 0=not support 1=support | 6Bh:68h | 00 | [0](DBF_M-3-00-A)b | [CFFE](DBF_M-3-00-B)h |
| Individual block lock bit  (Volatile/Nonvolatile) | 0=Volatile 1=Nonvolatile | 01 | [1](DBF_M-3-01-A)b |
| Individual block lock Opcode |  | 09:02 | [1111 1111](DBF_M-3-02-A)b ([FF](DBF_M-3-09-A)h) |
| Individual block lock Volatile  protect bit default protect status | 0=protect 1=unprotect | 10 | [1](DBF_M-3-10-A)b |
| Secured OTP | 0=not support 1=support | 11 | [1](DBF_M-3-11-A)b |
| Read Lock | 0=not support 1=support | 12 | [0](DBF_M-3-12-A)b |
| Permanent Lock | 0=not support 1=support | 13 | [0](DBF_M-3-13-A)b |
| Unused |  | 15:14 | [11](DBF_M-3-14-C)b |
| Unused |  | 31:16 | [FF](DBF_M-3-16-C)h | [FF](DBF_M-3-16-C)h |
| Unused |  | 6Fh:6Ch | 31:00 | [FF](DBF_M-4-00-C)h | [FF](DBF_M-4-00-C)h |

***Notes:***

*1: h/b is hexadecimal or binary.*

*2:* **(x-y-z)** *means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x), address (y),and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1- 1), (2-2-2), and (4-4-4)*

*3: Wait States is required dummy clock cycles after the address bits or optional mode bits.*

*4: Mode Bits is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg, read performance enhance toggling bits)*

*5: 4KB=2^0Ch, 32KB=2^0Fh, 64KB=2^10h*

*6: All unused and undefined area data is blank FFh for SFDP Tables that are defined in Parameter Identification Header. All other areas beyond defined SFDP Table are reserved by Macronix.*

**11. POWER-ON STATE**

The device is at the following states after power-up:

- Standby mode

- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage until the VCC reaches the following levels:

- VCC minimum at power-up stage and then after a delay of tVSL

- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal Power-on Reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The read, write, erase, and program command should be sent after the time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL.

**Note:**

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommend- ed. (generally around 0.1uF)



20ns

20ns

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Vcc + 2.0V  Vcc | |  | | --- | | 20ns | |  | |  | |

**12. Electrical Specifications**

**12-1. Absolute Maximum Ratings**

|  |  |  |
| --- | --- | --- |
| **RATING** | | **VALUE** |
| Ambient Operating Temperature | Industrial grade | -40°C to 85°C |
| Storage Temperature | | -65°C to 150°C |
| Applied Input Voltage | | -0.5V to 4.6V |
| Applied Output Voltage | | -0.5V to 4.6V |
| VCC to Ground Potential | | -0.5V to 4.6V |

**NOTICE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended period may affect reliability. 2. Specifications contained within the following tables are subject to change.

3. During voltage transitions, all pins may overshoot Vss to -2.0V and Vcc to +2.0V for periods up to 20ns, see the figures below.

**Figure 38. Maximum Negative Overshoot Waveform Figure 39. Maximum Positive Overshoot Waveform**

|  |  |
| --- | --- |
| Vss  Vss-2.0V | 20ns  20ns  20ns |

**12-2. Capacitance TA = 25**°**C, f = 1.0 MHz**

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min.** | **Typ.** | **Max.** | **Unit** | **Conditions** |
| CIN | Input Capacitance |  |  | 6 | pF | VIN = 0V |
| COUT | Output Capacitance |  |  | 8 | pF | VOUT = 0V |

**Figure 40. Input Test Waveforms and Measurement Level**

|  |  |
| --- | --- |
| 0.8VCC  0.2VCC | Input timing reference level Output timing reference level        Measurement  0.5VCC  0.7VCC AC  0.3VCC Level |
| Note: Input pulse rise and fall time are <2.4ns | |

**Figure 41. Output Loading**

|  |  |
| --- | --- |
| DEVICE UNDER  2.7K ohm  TEST  DIODES=IN3064  CL  6.2K ohm  OR EQUIVALENT | +3.3V |
| CL=30/15pF Including jig capacitance | |

**Figure 42. SCLK TIMING DEFINITION**

|  |  |
| --- | --- |
| VIH (Min.) 0.5VCC VIL (Max.) | tCLCH  tCHCL  tCH  tCL  1/fSCLK |

P/N: PM2113

Rev. 1.6, March 10, 2017

66

**Table 17. DC Characteristics**

Temperature = -40°C to 85°C for Industrial grade

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Notes** | **Min.** | **Typ.** | **Max.** | **Units** | **Test Conditions** |
| ILI | Input Load Current | 1 |  |  | ± 2 | uA | VCC = VCC Max,  VIN = VCC or GND |
| ILO | Output Leakage Current | 1 |  |  | ± 2 | uA | VCC = VCC Max,  VOUT = VCC or GND |
| ISB1 | VCC Standby Current | 1 |  | 10 | 50 | uA | VIN = VCC or GND,  CS# = VCC |
| ISB2 | Deep Power-down Current |  |  | 3 | 20 | uA | VIN = VCC or GND,  CS# = VCC |
| ICC1 | VCC Read | 1 |  | 2.5 | 5 | mA | f=50MHz,  SCLK=0.1VCC/0.9VCC, SO=Open |
| 10 | 17 | mA | fQ=133MHz (4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open |
| ICC2 | VCC Program Current (PP) | 1 |  | 10 | 15 | mA | Program in Progress,  CS# = VCC |
| ICC3 | VCC Write Status Register (WRSR) Current |  |  | 10 | 15 | mA | Program status register in progress, CS#=VCC |
| ICC4 | VCC Sector Erase  Current (SE) | 1 |  | 10 | 15 | mA | Erase in Progress,  CS#=VCC |
| ICC5 | VCC Chip Erase Current (CE) | 1 |  | 10 | 15 | mA | Erase in Progress,  CS#=VCC |
| VIL | Input Low Voltage |  | -0.5 |  | 0.8 | V |  |
| VIH | Input High Voltage |  | 0.7VCC |  | VCC+0.4 | V |  |
| VOL | Output Low Voltage |  |  |  | 0.4 | V | IOL = 1.6mA |
| VOH | Output High Voltage |  | VCC-0.2 |  |  | V | IOH = -100uA |

**Notes :**

1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).

2. Typical value is calculated by simulation.

3. The value guaranteed by characterization, not 100% tested in production.

between and next

**Table 18. AC Characteristics**

Temperature = -40°C to 85°C for Industrial grade

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Alt.** | **Parameter** | | **Min.** | **Typ.** | **Max.** | **Unit** |
| fSCLK | fC | Clock Frequency for the following instructions:  FAST\_READ, PP, SE, BE32K, BE, CE, RES, WREN, WRDI, RDID, RDSR, WRSR | | D.C. |  | 133 | MHz |
| fTSCLK | fT | Clock Frequency for 2READ/DREAD instructions | |  |  | 133 | MHz |
| fQ | Clock Frequency for 4READ/QREAD instructions | |  |  | 133 | MHz |
| f4PP |  | Clock Frequency for 4PP (Quad page program) | |  |  | 133 | MHz |
| fRSCLK | fR | Clock Frequency for READ instructions | |  |  | 50 | MHz |
| tCH*[(1)](#bookmark136)* | tCLH | Clock High Time | Others (fSCLK) | 45% x (1/fSCLK) |  |  | ns |
| Normal Read (fRSCLK) | 9 |  |  | ns |
| tCL*[(1)](#bookmark136)* | tCLL | Clock Low Time | Others (fSCLK) | 45% x (1/fSCLK) |  |  | ns |
| Normal Read (fRSCLK) | 9 |  |  | ns |
| tCLCH*[(2)](#bookmark137)* |  | Clock Rise Time (peak to peak) | | 0.1 |  |  | V/ns |
| tCHCL*[(2)](#bookmark137)* |  | Clock Fall Time (peak to peak) | | 0.1 |  |  | V/ns |
| tSLCH | tCSS | CS# Active Setup Time (relative to SCLK) | | 4 |  |  | ns |
| tCHSL |  | CS# Not Active Hold Time (relative to SCLK) | | 4 |  |  | ns |
| tDVCH | tDSU | Data In Setup Time | | 2 |  |  | ns |
| tCHDX | tDH | Data In Hold Time | | 3 |  |  | ns |
| tCHSH |  | CS# Active Hold Time (relative to SCLK) | | 4 |  |  | ns |
| tSHCH |  | CS# Not Active Setup Time (relative to SCLK) | | 4 |  |  | ns |
| tSHSL | tCSH | CS# Deselect Time | From Read to next Read | 15 |  |  | ns |
| From Write/Erase/Program to Read Status Register | 50 |  |  | ns |
| tSHQZ*[(2)](#bookmark137)* | tDIS | Output Disable Time | 2.65V-3.6V |  |  | 10 | ns |
| 3.0V-3.6V |  |  | 8 | ns |
| tHLCH |  | HOLD# Setup Time (relative to SCLK) | | 5 |  |  | ns |
| tCHHH |  | HOLD# Hold Time (relative to SCLK) | | 5 |  |  | ns |
| tHHCH |  | HOLD Setup Time (relative to SCLK) | | 5 |  |  | ns |
| tCHHL |  | HOLD Hold Time (relative to SCLK) | | 5 |  |  | ns |
| tHHQX | tLZ | HOLD to Output Low-Z Loading=30pF | 2.65V-3.6V |  |  | 10 | ns |
| 3.0V-3.6V |  |  | 8 | ns |
| tHLQZ | tHZ | HOLD# to Output High-Z Loading=30pF | 2.65V-3.6V |  |  | 10 | ns |
| 3.0V-3.6V |  |  | 8 | ns |
| tCLQV | tV | Clock Low to Output Valid VCC=2.65V-3.6V | Loading: 15pF |  |  | 6 | ns |
| Loading: 30pF |  |  | 8 | ns |
| tCLQX | tHO | Output Hold Time | | 1 |  |  | ns |
| tWHSL*[(3)](#bookmark138)* |  | Write Protect Setup Time | | 20 |  |  | ns |
| tSHWL*[(3)](#bookmark138)* |  | Write Protect Hold Time | | 100 |  |  | ns |
| tESL*[(4)](#bookmark139)* |  | Erase Suspend Latency | |  |  | 20 | us |
| tPSL*[(4)](#bookmark139)* |  | Program Suspend Latency | |  |  | 20 | us |
| tPRS*[(5)](#bookmark140)* |  | Latency between Program Resume and next Suspend | | 0.3 | 100 |  | us |
| tERS*[(6)](#bookmark141)* |  | Latency Erase Resume Suspend | | 0.3 | 200 |  | us |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Symbol** | **Alt.** | **Parameter** | **Min.** | **Typ.** | **Max.** | **Unit** |
| tRCR |  | Recovery Time from Read | 20 |  |  | us |
| tRCP |  | Recovery Time from Program | 20 |  |  | us |
| tRCE |  | Recovery Time from Erase | 12 |  |  | ms |
| tDP |  | CS# High to Deep Power-down Mode |  |  | 10 | us |
| tRES1 |  | CS# High to Standby Mode without Electronic Signature Read |  |  | 100 | us |
| tRES2 |  | CS# High to Standby Mode with Electronic Signature Read |  |  | 100 | us |
| tW |  | Write Status Register Cycle Time |  |  | 40 | ms |
| tBP |  | Byte-Program |  | 10 | 50 | us |
| tPP |  | Page Program Cycle Time |  | 0.33 | 1.2 | ms |
| tSE |  | Sector Erase Cycle Time (4KB) |  | 25 | 200 | ms |
| tBE32K |  | Block Erase Cycle Time (32KB) |  | 0.14 | 0.6 | s |
| tBE |  | Block Erase Cycle Time (64KB) |  | 0.25 | 1 | s |
| tCE |  | Chip Erase Cycle Time |  | 10 | 30 | s |
| tWSR |  | Write Security Register Time |  |  | 1 | ms |

***Notes:***

*1. tCH + tCL must be greater than or equal to 1/ fC.*

*2. The value guaranteed by characterization, not 100% tested in production.*

*3. Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.*

*4. Latency time is required to complete Erase/Program Suspend operation until WIPbit is "0".*

*5. FortPRS, minimum timing must be observed before issuing the next program suspend command.*

*However, a period equal to or longer than the typical timing is required in order for the program operation* *to make progress.*

*6. For tERS, minimum timing must be observed before issuing the next erase suspend command.*

*However, a period equal to or longer than the typical timing is required in order for the erase operation to make progress.*

**13. TIMING ANALYSIS**

**Figure 43. Serial Input Timing**

|  |  |
| --- | --- |
| CS#  SCLK  SI  SO | tSHSL  tSLCH  tCHSH tSHCH  tCHSL  tDVCH  tCHCL  tCLCH  tCHDX  MSB  LSB |
| High-Z |

**Figure 44. Output Timing**

|  |
| --- |
| CS#  tCH  SCLK  tCLQV  tSHQZ  tCLQV  tCL  tCLQX  tCLQX  LSB  SO |
| SI ADDR.LSB IN |



**MX25L3233F**

**Figure 45. Hold Timing**

|  |  |
| --- | --- |
| CS#  SCLK  SO  HOLD# | tHLCH  tHHCH  tCHHL  tCHHH  tHHQX  tHLQZ |

**Figure 46. WP# Setup Timing and Hold Timing during WRSR when SRWD=1**

|  |  |  |
| --- | --- | --- |
| WP#  CS# | | tSHWL  tWHSL |
| 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15  SCLK | | |
| SI | 01 | |
| High-Z  SO | | |

P/N: PM2113

Rev. 1.6, March 10, 2017

71

**14. OPERATING CONDITIONS**

**At Device Power-Up and Power-Down**

AC timing illustrated in *["Figure 47. AC Timing at Device Power-Up"](#bookmark131)* and *["Figure 48. Power-Down Sequence"](#bookmark131)* are for the supply voltages and the control signals at device power-up and power-down. If the timing in the fig- ures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

**Figure 47. AC Timing at Device Power-Up**

|  |
| --- |
| VCC(min)  VCC  tVR  GND  tSHSL  CS#  tCHSH tSHCH  tSLCH  tCHSL  SCLK  tCHCL  tDVCH  tCLCH  tCHDX  MSB IN  LSB IN  SI  High Impedance  SO |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Notes** | **Min.** | **Max.** | **Unit** |
| tVR | VCC Rise Time | 1 |  | 500000 | us/V |

**Notes :**

1. Sampled, not 100% tested.

2. For AC spec tCHSL,tSLCH, tDVCH, tCHDX,tSHSL, tCHSH,tSHCH, tCHCL, tCLCH in the figure, please refer to *["Table 18. AC Characteristics"](#bookmark131)*.

**Figure 48. Power-Down Sequence**

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.

|  |  |
| --- | --- |
| VCC  CS#  SCLK |  |

**Figure 49. Power-up Timing**

|  |
| --- |
| Chip Selection is Not Allowed  荨  VCC(min)  VWI  tVSL Device is fully accessible  VCC  VCC(max)    time |

P/N: PM2113

Rev. 1.6, March 10, 2017

**Figure 50. Power Up/Down and Voltage Drop**

When powering down the device, VCC must drop below VPWD for at least tPWD to ensure the device will initialize correctly during power up. Please refer to *["Figure 50. Power Up/Down and Voltage Drop"](#bookmark131)* and *["Table 19. Power](#bookmark131)- [Up/Down Voltage and Timing"](#bookmark131)* below for more details.

|  |
| --- |
| VCC |
| VCC (max.)  Chip Select is not allowed  VCC (min.)  Full Device Access  tVSL  Allowed  VPWD (max.)    tPWD  Time |

**Table 19. Power-Up/Down Voltage and Timing**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Symbol** | **Parameter** | **Min.** | **Max.** | **Unit** |
| tVSL | VCC(min.) to device operation | 800 |  | us |
| VWI | Write Inhibit Voltage | 1.5 | 2.5 | V |
| VPWD | VCC voltage needed to below VPWD for ensuring initialization will occur |  | 0.9 | V |
| tPWD | The minimum duration for ensuring initialization will occur | 300 |  | us |
| VCC | VCC Power Supply | 2.65 | 3.6 | V |

**Note:** These parameters are characterized only.

**14-1. Initial Delivery State**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).

**15. ERASE AND PROGRAMMING PERFORMANCE**

|  |  |  |  |
| --- | --- | --- | --- |
| **Parameter** | **Typ.(1)** | **Max.(2)** | **Unit** |
| Write Status Register Cycle Time |  | 40 | ms |
| Sector Erase Time (4KB) | 25 | 200 | ms |
| Block Erase Time (64KB) | 0.25 | 1 | s |
| Block Erase Time (32KB) | 0.14 | 0.6 | s |
| Chip Erase Time | 10 | 30 | s |
| Byte Program Time (via page program command) | 10 | 50 | us |
| Page Program Time | 0.33 | 1.2 | ms |
| Erase/Program Cycle | 100,000 |  | cycles |

**Notes:**

1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checkerboard pattern. 2. Under worst conditions of 85°C and 2.65V.

3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming com- mand.

**16. DATA RETENTION**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Parameter** | **Condition** | **Min.** | **Max.** | **Unit** |
| Data retention | 55˚C | 20 |  | years |

**17. LATCH-UP CHARACTERISTICS**

|  |  |  |
| --- | --- | --- |
|  | **Min.** | **Max.** |
| Input Voltage with respect to GND on all power pins, SI, CS# | -1.0V | 2 VCCmax |
| Input Voltage with respect to GND on SO | -1.0V | VCC + 1.0V |
| Current | -100mA | +100mA |
| Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time. | | |

**18. ORDERING INFORMATION**

Please contact our regional sales for the latest productselection and available form factors.

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **PART NO.** | **CLOCK (MHz)** | **TEMPERATURE** | **PACKAGE** | **Remark** |
| MX25L3233FM1I-08G | 133 | -40°C to 85°C | 8-SOP  (150mil) |  |
| MX25L3233FM2I-08G | 133 | -40°C to 85°C | 8-SOP  (200mil) |  |
| MX25L3233FZBI-08G | 133 | -40°C to 85°C | 8-USON  (4x3mm) |  |
| MX25L3233FMI-08G | 133 | -40°C to 85°C | 16-SOP  (300mil) |  |
| MX25L3233FZNI-08G | 133 | -40°C to 85°C | 8-WSON  (6x5mm) |  |
| MX25L3233FM1I-08Q | 133 | -40°C to 85°C | 8-SOP  (150mil) |  |
| MX25L3233FM2I-08Q | 133 | -40°C to 85°C | 8-SOP  (200mil) |  |
| MX25L3233FZBI-08Q | 133 | -40°C to 85°C | 8-USON  (4x3mm) |  |
| MX25L3233FZNI-08Q | 133 | -40°C to 85°C | 8-WSON  (6x5mm) |  |



**19. PART NAME DESCRIPTION**

MX 25 L 3233F M1 I 08 G

|  |  |
| --- | --- |
|  |  |

**OPTION:**

G/Q: RoHS Compliant & Halogen-free

Manufacturing Location

**SPEED:**

08: 133MHz

**TEMPERATURE RANGE:**

I: Industrial (-40° C to 85° C)

**PACKAGE:**

M1: 150mil 8-SOP

M2: 200mil 8-SOP

ZB: 4x3mm 8-USON

M: 300mil 16-SOP

ZN: 6x5mm 8-WSON

**DENSITY & MODE:**

3233F: 32Mb standard type

**TYPE:**

L: 3V

**DEVICE:**

25: Serial NOR Flash

P/N: PM2113

Rev. 1.6, March 10, 2017



**20. PACKAGE INFORMATION**

**20-1. 8-pin** **SOP (150mil)** ·

Doe .Itle:packageoutlnefo rso p8L(150MIL)

E W

E



L (1)



SEATING






dimensionsarederivedfrom theo





|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| SYMBOL | |  |  |  |  |  |  | E | |  |  |  | |  | S |  |
|  |  |  |  |  |  |  | . 77 |  | |  |  |  | |  |  |  |
|  |  |  |  |  |  |  |  | |  | 1 .27 |  |  |  |  |  |
|  | 1.75 |  |  |  |  |  |  | |  |  |  | |  | 0.67 |  |
|  |  |  |  |  |  |  |  |  | |  |  |  | |  |  |  |
|  |  |  | 0.057 |  |  |  |  |  |  |  |  | |  |  |  |
|  |  |  |  |  |  |  |  | |  |  |  | |  |  |  |



Reference

P/N: PM2113

Rev. 1.6, March 10, 2017



**20-2. 8-pin SOP (200mil)**

DOC .Title: packageoutline forsop8L200MIL(officialname -209MIL)






E  E



|  |
| --- |
|  |





(L )

ETIL "

Dimensions (inchdimensionsarederived from theoriginalmmdimensions)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| SYMBOL | |  |  |  |  |  |  | | E | |  |  |  |  | S |  |
|  |  | 1.75 |  | . 7 |  |  |  |  | 7 . 7 | |  |  |  |  |  |  |
|  |  |  |  |  |  |  | | 7.90 | |  | 1.27 |  |  | . 7 |  |
|  |  |  |  |  |  |  |  |  | |  |  |  |  |  |  |
|  |  |  |  | 0.067 |  | 7 |  | |  | |  |  |  |  |  |  |
|  | 77 |  | ．7 |  |  |  | |  |  |  |  |  |  |  |  |
|  |  |  | 0.075 |  |  |  | |  | |  |  |  |  |  |  |

Reference






6110-1406 5



P/N: PM2113

Rev. 1.6, March 10, 2017



**20-3. 8-land USON (4x3mm)**

packageoutline torusoN8L(4X3X0.60MM LEADPITCH0.8MM)

Note:



E







LASERMARKFOR PIN1



|  |
| --- |
|  |


























、







ET AIL A


Thispackagehasanexposedmetalpadunderneath the package .l ti srecommendedt oleav ethemet alpadloatingortoconnec tittothesameground

as theGND pinofthe package .Donotconnectthemeta lpad toanyothervoltageorsigna llineonthepc B.Avoidplacingviasortracesunderneath

themeta lpad .connectionofthismeta lpad toanyothervoltageorsigna llin eca nresul ti nshortsand/orelectric almalfunctionofthedevice.

Dimensions (inchdimensionsarederivedfrom theorioinalmmdimensions)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| SYMBOL | |  |  |  |  |  | | |  | E |  | |  | | |  |  |
|  |  |  |  |  |  |  | | | . 7 |  |  | |  | | |  |  |
|  |  |  |  |  |  | | |  |  |  | |  | ～ |  |  |  |
|  |  |  |  |  |  | | |  |  |  |  |  | | |  |  |
|  |  |  |  |  |  |  | | |  |  |  | |  | | |  |  |
|  |  |  |  |  |  | | |  |  |  | |  | | |  |  |
|  |  |  |  |  |  | 6 |  |  |  |  | |  | | |  |  |



Reference





6110-3603



JEDEC



P/N: PM2113

Rev. 1.6, March 10, 2017



E

|  |  |
| --- | --- |
|  |  |
|  | |

**20-4. 16-pin SOP (300mil)**

DOC .Title :packageoutlineforsop 16L (300MIL)





|  |
| --- |
|  |

SEATING



Dimensions (inchdimensionsarederived from theoriginalmmdimensions)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  | |  |  |  | |  | |  |  | E |  |  |  |  | | S |  |
|  |  |  |  |  | |  |  |  |  |  | 7.42 |  |  |  |  |  |  |
|  |  |  |  | |  | |  |  |  | 7.52 | 1.27 |  |  | |  |  |
|  |  |  |  | |  | |  |  |  | 7.60 |  | 1.27 | 1 .57 | | . 77 |  |
|  |  |  |  |  | |  | |  | 0.397 | 0.397 |  |  |  |  | |  |  |
|  |  |  |  |  |  | |  |  |  |  |  |  | 0.057 | |  |  |
|  |  |  |  | |  | |  |  |  |  |  |  |  | |  |  |

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
|  |  | Refere | | |  | |
|  |  |  | |  |
|  | 13 | MS-013 |  |  | |  |

P/N: PM2113

Rev. 1.6, March 10, 2017

**20-5.** **8-WSON (6x5mm)**·

DOC.Itle:packageoutlneforwsoN8L(6X5X0.8MM,LEADPITCH 1.2/MM)

\_\_\_\_

E





LASERMARK FORPIN 1



T VEI





w











PIN 1 INDEXAREA



Note



as theGNDpinofthepackage .Donotconnectthemetalpad to anyothervoltageorsignal lineonthepcB .Avoid placingvias ortraces underneath

themeta lpad .connectionofthismeta lpadto anyothervoltageorsigna llinecanresultinshortsand/orelectri calmalfunctionofthedevice.

Dimensions (inchdimensionsarederived from theorioina lmmdimensions)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| SYMBOL | | |  |  |  |  |  |  | E |  | |  | |  |  |
|  |  | | . 7 |  |  |  |  |  |  |  |  |  | |  |  |
|  | |  |  |  |  |  |  |  |  | |  | | 1.27 |  |
|  |  |  |  |  |  |  |  |  |  | | 0.75 | |  |  |
|  |
|  |  |  |  |  |  |  |  |  |  |  | |  | |  |  |
|  | |  |  |  |  |  | 0.134 | 0.197 | 0.157 | |  | |  |  |
|  | |  |  |  |  |  |  |  |  |  |  |  |  |  |

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
|  |  |  | | f |  |  |  | |
|  |  | |  | | |  |
| 6110-3401 |  |  |  | |  | | |  |

P/N: PM2113

Rev. 1.6, March 10, 2017

**21. REVISION HISTORY**

**Revision No. Description**

0.01 1. Added 16-SOP(300mil) package information

2. Added parameters name for Suspend/Resume

3. Modified input pulse time for Test Waveforms figure 4. Modified Notes of AC Characteristics Table

5. Content Modification

6. Added Release from Deep Power-down (RDP) Sequence.

7. Added Read Electronic Manufacturer ID & Device ID (REMS).

8. Modified Power-Up/Down Voltage and Timing table 9. Added minimum voltage description in SFDP Table 10. Modified Package Outline of SOP 16L (300MIL) 11. Modified Hold figure and description

**Page**

P5,7,76,77, P81

P55,56,68

P66

P68-69

P13,34,57

P49

P50

P74

P62

P81

P14,15

**Date**

OCT/03/2014

|  |  |  |
| --- | --- | --- |
| 1.0 | 1. Removed "ADVANCED INFORMATION"  2. Added "Advanced Information" for 8-USON and 16-SOP part no. 3.Added package 8-WSON (6x5mm) and  Part number MX25L3233FZNI-08G (Advanced Information) | All OCT/23/2014  P76  P5,P7,76,77,82 |
|  | 4. Revised AC value: tRCR (min) = 20us. | P69 |
| 1.1 | 1. Updated the ordering information of MX25L3233FZBI-08G, MX25L3233FMI-08G, and MX25L3233FZNI-08G. | P77 JAN/05/2015 |
|  | 2. Modified BLOCK DIAGRAM.  3. Updated suspend/resume descriptions.  4. Modified tCH/tCL formula.  5. Modified *["10-14. Burst Read"](#bookmark131)* content. | P8  P55-57  P69  P38 |
| 1.2 | 1. Removed note 1 of PIN DESCRIPTION | P7 MAR/11/2015 |
| 1.3 | 1. Updated part number list.  2. Added a statement for product ordering information. 3. Updated the information of erase/program cycles. 4. Content modification. | P76-77 OCT/11/2016  P76  P72  P1,5,18,24,  33,49,51 |
|  | 5. Modified Performance Enhance Mode Reset descriptions. 6. Modified Deep Power-down (DP) descriptions.  7. Updated tVR values. | P36-37  P46  P72,74 |
| 1.4 | 1. Updated *["19. PART NAME DESCRIPTION"](#bookmark131)*. | P77 OCT/21/2016 |
| 1.5 | 1. Added the note for the internal pull up status of HOLD#/SIO3 and WP#/SIO2 | P7 DEC/28/2016 |
|  | 2. Added *["Figure 42. SCLK TIMING DEFINITION"](#bookmark131)* | P66 |
| 1.6 | 1. Content modification. | P1,16-18 MAR/10/2017  P35,68,74 |
|  | 2. Modified the descriptions of *["10-19. Page Program (PP)"](#bookmark131)*. 3. Modified the descriptions of *["10-14. Burst Read"](#bookmark131)*. | P42  P37 |